tastynoob / aura-coreView external linksLinks
"aura" my super-scalar O3 cpu core
☆25May 25, 2024Updated last year
Alternatives and similar repositories for aura-core
Users that are interested in aura-core are comparing it to the libraries listed below
Sorting:
- ☆13May 8, 2025Updated 9 months ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- 本项目已被合并至官 方Chiplab中☆13Jan 13, 2025Updated last year
- ☆30Jan 23, 2025Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- ☆17Jun 24, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 8 months ago
- ☆125Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- ☆19May 1, 2023Updated 2 years ago
- ☆92Sep 30, 2025Updated 4 months ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- ☆11Dec 23, 2025Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- ☆15Dec 17, 2025Updated last month
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- MIT6.175 & MIT6.375 Study Notes☆47Apr 21, 2023Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆90Nov 12, 2025Updated 3 months ago
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year