"aura" my super-scalar O3 cpu core
☆26May 25, 2024Updated 2 years ago
Alternatives and similar repositories for aura-core
Users that are interested in aura-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- ☆18Jun 24, 2024Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 8 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆35Aug 9, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- ☆19May 1, 2023Updated 3 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 5 years ago
- ☆32Apr 10, 2026Updated 3 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 10 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆661Aug 13, 2024Updated last year
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆15May 8, 2025Updated last year
- MIT6.175 & MIT6.375 Study Notes☆51Apr 21, 2023Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- zero-riscy CPU Core☆19Jun 10, 2018Updated 8 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- ☆15Jul 17, 2026Updated last week
- ☆95Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 3 months ago
- ☆97Nov 12, 2025Updated 8 months ago
- ☆150Updated this week
- An exquisite superscalar RV32GC processor.☆167May 12, 2026Updated 2 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Jul 18, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆18Apr 17, 2026Updated 3 months ago
- ☆14Apr 28, 2026Updated 2 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆96Aug 29, 2023Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆30Dec 18, 2024Updated last year
- ☆67Aug 5, 2024Updated last year
- A modular full-system emulator written in Rust☆32Updated this week
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year