tastynoob / aura-coreLinks
"aura" my super-scalar O3 cpu core
☆24Updated last year
Alternatives and similar repositories for aura-core
Users that are interested in aura-core are comparing it to the libraries listed below
Sorting:
- ☆86Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- ☆78Updated 4 months ago
- ☆66Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆67Updated 6 months ago
- ☆18Updated 2 years ago
- ☆25Updated 3 weeks ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- Pick your favorite language to verify your chip.☆64Updated last week
- Documentation for XiangShan Design☆30Updated last month
- CQU Dual Issue Machine☆37Updated last year
- ☆70Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- ☆22Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆97Updated this week
- Build mini linux for your own RISC-V emulator!☆21Updated 11 months ago
- ☆64Updated 2 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- A framework for building hardware verification platform using software method☆25Updated 2 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- gem5 FS模式实验手册☆43Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated last week