tastynoob / aura-coreLinks
"aura" my super-scalar O3 cpu core
☆24Updated last year
Alternatives and similar repositories for aura-core
Users that are interested in aura-core are comparing it to the libraries listed below
Sorting:
- ☆86Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆66Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆72Updated 2 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆22Updated 2 years ago
- ☆68Updated 4 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- ☆18Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆20Updated 7 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 9 months ago
- ☆24Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Pick your favorite language to verify your chip.☆50Updated last week
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 5 months ago
- ☆86Updated this week
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- ☆15Updated last week
- ☆68Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- 给NEMU移植Linux Kernel!☆18Updated 3 weeks ago
- ☆36Updated last year
- A framework for ysyx flow☆11Updated 7 months ago
- ☆64Updated 2 years ago