cassuto / yamp-32Links
NSCSCC 2020 - Yet Another MIPS Processor
☆14Updated 3 years ago
Alternatives and similar repositories for yamp-32
Users that are interested in yamp-32 are comparing it to the libraries listed below
Sorting:
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- ☆19Updated 10 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆16Updated 9 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- CQU Dual Issue Machine☆36Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 7 months ago
- ☆72Updated 2 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- ☆66Updated 10 months ago
- 龙芯杯2021个人赛决赛最终代码☆11Updated 3 years ago
- ☆35Updated last year
- Pick your favorite language to verify your chip.☆50Updated last week
- ☆86Updated last month
- ☆26Updated 5 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated last year