Simulator for a superscalar processor with dynamic scheduling and branch prediction
☆16Nov 23, 2018Updated 7 years ago
Alternatives and similar repositories for spsim
Users that are interested in spsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- A Study of the SiFive Inclusive L2 Cache☆71Dec 27, 2023Updated 2 years ago
- Small virtual console☆15May 30, 2018Updated 8 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 10 months ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- calculate number of OPS (computation) in a Keras model!☆12Oct 26, 2020Updated 6 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆43Jan 2, 2022Updated 4 years ago
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated last year
- ☆15Aug 25, 2018Updated 8 years ago
- New tab vocabulary chrome extension☆19Aug 10, 2021Updated 5 years ago
- OPC UA Client on STM32F769I☆19Jun 19, 2022Updated 4 years ago
- ☆18Nov 3, 2022Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Spanning Tree Protocol Library☆14Sep 29, 2026Updated last month
- SimpleScalar version 3.0 (official repository)☆75Mar 26, 2023Updated 3 years ago
- Stop-To-Ask-Questions-The-Stupid-Ways☆10Jan 12, 2022Updated 4 years ago
- ESP32 WiFi interface to Morningstar solar controllers (web, Modbus-TCP, REST-ful JSON)☆14Feb 1, 2021Updated 5 years ago
- MIT6.175 & MIT6.375 Study Notes☆51Apr 21, 2023Updated 3 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Green threads / stackful coroutine implemented in 200 lines of Rust.☆13Dec 2, 2024Updated last year
- A super tiny RISC-V emulator that is able to run xv6.☆78Aug 16, 2022Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- ☆22Nov 3, 2025Updated 11 months ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆25Mar 17, 2021Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- ☆68Aug 5, 2024Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago