baichen318 / arch-explorerLinks
ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
☆33Updated last year
Alternatives and similar repositories for arch-explorer
Users that are interested in arch-explorer are comparing it to the libraries listed below
Sorting:
- ☆22Updated last month
- ☆65Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆26Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- ☆108Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆52Updated 11 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆51Updated 2 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- ☆40Updated 8 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- gem5 FS模式实验手册☆45Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆31Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆32Updated 3 weeks ago
- ☆60Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago