baichen318 / arch-explorer
ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
☆31Updated last year
Alternatives and similar repositories for arch-explorer:
Users that are interested in arch-explorer are comparing it to the libraries listed below
- ☆25Updated last year
- ☆60Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆30Updated 4 months ago
- ☆19Updated last year
- ☆40Updated 3 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- ☆14Updated last month
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- ☆29Updated 4 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆32Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆25Updated 3 years ago
- ☆50Updated last month
- The open-sourced version of BOOM-Explorer☆39Updated last year
- ☆91Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 4 months ago
- ☆27Updated 6 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆26Updated last month
- Branch predictor simulation framework for the Last-Level Branch Predictor☆22Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 7 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago