ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
☆33Feb 20, 2024Updated 2 years ago
Alternatives and similar repositories for arch-explorer
Users that are interested in arch-explorer are comparing it to the libraries listed below
Sorting:
- ☆17Apr 16, 2024Updated last year
- The open-sourced version of BOOM-Explorer☆46May 31, 2023Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- ☆64Dec 4, 2022Updated 3 years ago
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- ☆13May 8, 2025Updated 10 months ago
- ☆26Oct 6, 2023Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- ☆22Nov 3, 2025Updated 4 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆70Oct 15, 2025Updated 5 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 3 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Dec 9, 2024Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Mar 13, 2026Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆19Feb 18, 2021Updated 5 years ago
- A framework for pipelined computing on GPU☆30Jul 17, 2019Updated 6 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆18Dec 18, 2023Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆175Sep 11, 2025Updated 6 months ago
- ☆81Oct 29, 2024Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 5 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- ☆17Dec 27, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- ☆14Oct 30, 2024Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 11, 2026Updated last week
- CPU micro benchmarks☆76Feb 11, 2026Updated last month
- Tiered Memory Management Beyond Hotness (OSDI'25)☆33Jul 31, 2025Updated 7 months ago