ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
☆33Feb 20, 2024Updated 2 years ago
Alternatives and similar repositories for arch-explorer
Users that are interested in arch-explorer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Apr 16, 2024Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆50May 31, 2023Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated 2 months ago
- ☆64Dec 4, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Criticality-aware Framework for Modeling Computer Performance☆34Dec 15, 2024Updated last year
- ☆15May 8, 2025Updated last year
- ☆26Oct 6, 2023Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- ☆22Nov 3, 2025Updated 6 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆88Oct 15, 2025Updated 7 months ago
- Open-source high-performance RISC-V processor☆32Dec 12, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated last week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated 3 weeks ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆42Dec 9, 2024Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Dec 18, 2023Updated 2 years ago
- An example of an eBPF program hooking into the kill tracepoint☆22May 26, 2023Updated 2 years ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆28Updated this week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆19Feb 18, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A framework for pipelined computing on GPU☆30Jul 17, 2019Updated 6 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆177Mar 22, 2026Updated last month
- ☆82Oct 29, 2024Updated last year
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 5 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Dec 27, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- ☆14Oct 30, 2024Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 29, 2026Updated last month
- Tiered Memory Management Beyond Hotness (OSDI'25)☆35Jul 31, 2025Updated 9 months ago
- CPU micro benchmarks☆80Apr 14, 2026Updated last month