lijwen2748 / simplecar

Related projects ⓘ

Alternatives and complementary repositories for simplecar

• Boolector / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 2 months ago
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆18Updated last week
• iscas-tis / CHA
  ☆14Updated 4 months ago
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 8 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆61Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆16Updated 10 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆76Updated 2 weeks ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆55Updated 9 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆10Updated 3 weeks ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 5 years ago
• fangwenji / tacas23-wasim
  ☆12Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆82Updated last month
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• jar-ben / mustool
  ☆15Updated last year
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆17Updated 7 months ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• yaohsiaopid / rtl2uspec
  ☆10Updated 9 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• GaloisInc / LinearArbitrary-SeaHorn
  LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.
  ☆21Updated last year
• grigoryfedyukovich / aeval
  AE-solver and Skolemizer
  ☆17Updated last year
• aman-goel / ic3po
  IC3PO: IC3 for Proving Protocol Properties
  ☆25Updated 2 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 4 months ago
• upscale-project / generic-sqed-demo
  ☆11Updated 3 years ago
• Sophietje / Verification-Tool-Overview
  Information about verification tools. Browse the data at https://slebok.github.io/proverb/
  ☆23Updated 11 months ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 4 years ago