Alternatives and similar repositories for simplecar

Users that are interested in simplecar are comparing it to the libraries listed below

• mgudemann / iimc
  ☆14Updated 7 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 3 months ago
• iscas-tis / CHA
  ☆19Updated last year
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 8 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆84Updated 5 months ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• yaohsiaopid / rtl2uspec
  ☆11Updated last month
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last month
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆106Updated last week
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆59Updated 10 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆62Updated last month
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆29Updated 5 years ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆15Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆81Updated this week
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆16Updated 9 years ago
• jar-ben / mustool
  ☆15Updated 2 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• MachSMT / MachSMT
  MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers
  ☆24Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆22Updated last month
• Sophietje / Verification-Tool-Overview
  Information about verification tools. Browse the data at https://slebok.github.io/proverb/
  ☆27Updated last year