Alternatives and similar repositories for simplecar:

Users that are interested in simplecar are comparing it to the libraries listed below

• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• mgudemann / iimc
  ☆11Updated 7 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 3 months ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆40Updated this week
• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆21Updated 8 months ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated 11 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 8 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆93Updated this week
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆14Updated 6 years ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆56Updated 9 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆76Updated 3 weeks ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆24Updated 2 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• GaloisInc / LinearArbitrary-SeaHorn
  LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.
  ☆21Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• shaowei-cai-group / z3pp
  ☆48Updated 11 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 9 months ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆22Updated last year
• sterin / super-prove-build
  ☆11Updated 4 years ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago