lijwen2748 / simplecarView external linksLinks
☆15Nov 9, 2022Updated 3 years ago
Alternatives and similar repositories for simplecar
Users that are interested in simplecar are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63May 31, 2015Updated 10 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆14Jun 18, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆16May 24, 2023Updated 2 years ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Feb 5, 2026Updated last week
- ☆19Dec 21, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.☆22Mar 13, 2023Updated 2 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- Tons of Inductive Problems: The Benchmarks☆27Jul 5, 2023Updated 2 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- ☆11Jul 1, 2025Updated 7 months ago