Alternatives and similar repositories for simplecar:

Users that are interested in simplecar are comparing it to the libraries listed below

• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• mgudemann / iimc
  ☆11Updated 7 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• iscas-tis / CHA
  ☆16Updated 6 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆26Updated this week
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 9 months ago
• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆20Updated 6 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆20Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆87Updated 2 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆76Updated 2 months ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆56Updated 9 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 8 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆63Updated this week
• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• shaowei-cai-group / z3pp
  ☆48Updated 9 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• fangwenji / tacas23-wasim
  ☆12Updated last year
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆10Updated last month
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• Sophietje / Verification-Tool-Overview
  Information about verification tools. Browse the data at https://slebok.github.io/proverb/
  ☆23Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆26Updated 6 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• jyao15 / G-CLN
  ☆12Updated 2 years ago
• jar-ben / mustool
  ☆15Updated last year
• GaloisInc / LinearArbitrary-SeaHorn
  LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.
  ☆21Updated last year
• aman-goel / ic3po
  IC3PO: IC3 for Proving Protocol Properties
  ☆25Updated 4 months ago