☆18Nov 9, 2022Updated 3 years ago
Alternatives and similar repositories for simplecar
Users that are interested in simplecar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- ☆18Jul 12, 2024Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆69May 31, 2015Updated 10 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 7 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 7 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Pono: A flexible and extensible SMT-based model checker☆122Updated this week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 10 months ago
- ☆24Feb 11, 2021Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆106Updated this week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 8 months ago
- ☆17May 24, 2023Updated 2 years ago
- ☆15Jun 18, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Nov 19, 2023Updated 2 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ILAng documentation☆10Nov 2, 2025Updated 6 months ago
- ☆13Jun 12, 2024Updated last year
- Cube-and-Conquer SAT solver☆44Jul 14, 2025Updated 9 months ago
- ☆20Jun 12, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago