Alternatives and similar repositories for simplecar

Users that are interested in simplecar are comparing it to the libraries listed below

• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• mgudemann / iimc
  ☆13Updated 7 years ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated 9 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• iscas-tis / CHA
  ☆19Updated 11 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 7 months ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 8 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆23Updated 11 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆15Updated 2 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆55Updated this week
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆103Updated this week
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 9 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆29Updated 5 years ago
• jar-ben / mustool
  ☆15Updated 2 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last week
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆83Updated 3 months ago