Alternatives and similar repositories for simplecar:

Users that are interested in simplecar are comparing it to the libraries listed below

• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• mgudemann / iimc
  ☆11Updated 7 years ago
• iscas-tis / CHA
  ☆17Updated 7 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆30Updated this week
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 10 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• pddenhar / Z3-IC3-PDR
  Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.
  ☆15Updated 8 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆90Updated last week
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆76Updated 3 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 2 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆23Updated 2 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆21Updated 7 months ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• jar-ben / mustool
  ☆15Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆27Updated 7 months ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆10Updated 9 months ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• aman-goel / ic3po
  IC3PO: IC3 for Proving Protocol Properties
  ☆25Updated 5 months ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆56Updated 9 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• reactive-systems / MCHyper
  A hardware model checker for hyperproperties
  ☆18Updated 8 months ago