ckchengucsd / SMT-based-STDCELL-Layout-GeneratorLinks
SMT-based-STDCELL-Layout-Generator
☆18Updated 4 years ago
Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator
Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- DATC RDF☆50Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆47Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆31Updated 3 years ago
- ☆77Updated 4 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- ☆106Updated 5 years ago
- ☆31Updated 3 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆43Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆26Updated 4 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- ☆35Updated 2 years ago
- ☆88Updated 4 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 3 months ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- ☆33Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- ☆27Updated last year
- ☆23Updated 11 months ago