SMT-based-STDCELL-Layout-Generator
☆18Sep 30, 2021Updated 4 years ago
Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator
Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- ☆30May 8, 2025Updated 9 months ago
- ☆33Aug 23, 2022Updated 3 years ago
- ☆51Apr 8, 2024Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- Python iterface for Cadence LEF/DEF parser.☆33Oct 31, 2023Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- ☆19Nov 29, 2022Updated 3 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Machine Generated Analog IC Layout☆271Apr 24, 2024Updated last year
- ☆20Nov 22, 2021Updated 4 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- EDA wiki☆53Mar 1, 2023Updated 3 years ago