SMT-based-STDCELL-Layout-Generator
☆20Sep 30, 2021Updated 4 years ago
Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator
Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- ☆58Apr 8, 2024Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆41May 8, 2025Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- ☆21Nov 29, 2022Updated 3 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Jul 10, 2026Updated 2 weeks ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Python iterface for Cadence LEF/DEF parser.☆37Oct 31, 2023Updated 2 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- Copyleftist's Standard Cell Library☆104May 2, 2024Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 8 months ago
- DEPRECATED, PLEASE USE https://github.com/lp-solve/lp_solve . Was: Mirror of lp_solve which used to be hosted on SourceForge.☆27May 7, 2014Updated 12 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- LAYout with Gridded Objects☆35Jun 18, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆21Jul 15, 2024Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆27Mar 11, 2023Updated 3 years ago
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆36Aug 23, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆28May 24, 2025Updated last year
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- ☆10Jul 11, 2018Updated 8 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Machine Generated Analog IC Layout☆291Apr 24, 2024Updated 2 years ago
- Very fast, exact Steiner tree solver☆18Apr 22, 2022Updated 4 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 5 years ago