SMT-based-STDCELL-Layout-Generator
☆18Sep 30, 2021Updated 4 years ago
Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator
Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- ☆54Apr 8, 2024Updated last year
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- ☆31May 8, 2025Updated 10 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆49Mar 17, 2026Updated last week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Feb 18, 2021Updated 5 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Updated this week
- ☆21Nov 29, 2022Updated 3 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Python iterface for Cadence LEF/DEF parser.☆35Oct 31, 2023Updated 2 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- Mirror of lp_solve (http://lpsolve.sourceforge.net/5.5/). Please file a bug if code is out of date.☆27May 7, 2014Updated 11 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- LAYout with Gridded Objects☆32Jun 18, 2020Updated 5 years ago
- ☆20Jul 15, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆26Jul 18, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆37Jan 18, 2022Updated 4 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Artificial Netlist Generator☆46Mar 19, 2024Updated 2 years ago
- Machine Generated Analog IC Layout☆277Apr 24, 2024Updated last year
- ☆39Apr 10, 2023Updated 2 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- ☆25Dec 16, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago