Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator:

Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below

• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆17Updated 4 years ago
• ABKGroup / PROBE3.0
  ☆43Updated last year
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆28Updated 5 years ago
• ABKGroup / RosettaStone
  ☆25Updated 2 years ago
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆21Updated 6 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆9Updated 8 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆55Updated this week
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• Ravenslofty / librecell
  ☆23Updated 4 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆35Updated 5 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆18Updated last year
• marlls1989 / ascend-freepdk45
  A free standard cell library for SDDS-NCL circuits
  ☆27Updated 2 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 4 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆46Updated 3 months ago
• electronics-and-drives / MLCAD22
  Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
  ☆12Updated 2 years ago
• ChrisZonghaoLi / sky130_ldo_rl
  This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.
  ☆36Updated 10 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆31Updated 5 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆27Updated 5 years ago
• digaryfa / UTH-Timer
  Gate-level timing estimation toolkit
  ☆22Updated 3 years ago
• aolofsson / IDEA
  ☆34Updated 5 years ago
• IntelLabs / FloorSet
  ☆71Updated 5 months ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆27Updated 4 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆53Updated last year
• geochrist / dctk
  Delay Calculation ToolKit
  ☆31Updated 2 years ago
• ehossam / def2spef
  The Tool extracts interconnect parastics from DEF anf LEF into SPEF
  ☆9Updated 5 years ago