ckchengucsd / SMT-based-STDCELL-Layout-Generator
SMT-based-STDCELL-Layout-Generator
☆16Updated 3 years ago
Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator:
Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- ☆22Updated 2 years ago
- ☆36Updated 9 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- ☆28Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆36Updated 2 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆34Updated 6 months ago
- ☆20Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- DATC RDF☆49Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆39Updated this week
- EDA physical synthesis optimization kit☆50Updated last year
- ☆28Updated 3 months ago
- awesome-Analog-IC-Design-Automation☆30Updated last year
- ☆17Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆20Updated 3 years ago
- Open Source Detailed Placement engine☆35Updated 5 years ago
- ☆32Updated 4 years ago
- ☆29Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- ☆22Updated 8 months ago
- Analog Placement Quality Prediction☆20Updated last year
- ☆22Updated 4 years ago