ckchengucsd / SMT-based-STDCELL-Layout-GeneratorLinks
SMT-based-STDCELL-Layout-Generator
☆18Updated 3 years ago
Alternatives and similar repositories for SMT-based-STDCELL-Layout-Generator
Users that are interested in SMT-based-STDCELL-Layout-Generator are comparing it to the libraries listed below
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ☆25Updated 4 years ago
- ☆31Updated 2 years ago
- ☆44Updated last year
- DATC RDF☆51Updated 4 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- ☆25Updated 2 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- ☆105Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 7 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆38Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- EDA physical synthesis optimization kit☆59Updated last year
- ☆33Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- UCSD Detailed Router☆89Updated 4 years ago
- ☆76Updated 3 weeks ago
- ☆73Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆31Updated 3 years ago
- ☆44Updated 5 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆15Updated 2 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- IDEA project source files☆107Updated 8 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago