NVlabs / IPA
Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/NVlabs/matchlib) and [Connections] (https://github.com/hlslibs/matchlib_connections) libraries.
☆13Updated 7 months ago
Alternatives and similar repositories for IPA:
Users that are interested in IPA are comparing it to the libraries listed below
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- ☆43Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- RISC-V Matrix Specification☆19Updated 4 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- ☆13Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- Simple single-port AXI memory interface☆40Updated 9 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆22Updated 6 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago