NVlabs / IPALinks
Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/NVlabs/matchlib) and [Connections] (https://github.com/hlslibs/matchlib_connections) libraries.
☆14Updated last year
Alternatives and similar repositories for IPA
Users that are interested in IPA are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆118Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Open Source PHY v2☆33Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- ☆87Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- Example code for Modern SystemC using Modern C++☆69Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago
- ☆44Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- Simple single-port AXI memory interface☆49Updated last year
- Basic Common Modules☆46Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated last week
- The Task Parallel System Composer (TaPaSCo)☆116Updated this week
- ☆90Updated this week
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Algorithmic C Machine Learning Library☆26Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Constrained random stimuli generation for C++ and SystemC☆53Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago