NVlabs / IPALinks
Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/NVlabs/matchlib) and [Connections] (https://github.com/hlslibs/matchlib_connections) libraries.
☆14Updated last year
Alternatives and similar repositories for IPA
Users that are interested in IPA are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆118Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆33Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Algorithmic C Machine Learning Library☆26Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- ☆44Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- ☆15Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated last week
- Algorithmic C Math Library☆67Updated this week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆50Updated 4 years ago
- Example code for Modern SystemC using Modern C++☆69Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year