NVlabs / IPA
Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/NVlabs/matchlib) and [Connections] (https://github.com/hlslibs/matchlib_connections) libraries.
☆13Updated 6 months ago
Alternatives and similar repositories for IPA:
Users that are interested in IPA are comparing it to the libraries listed below
- Algorithmic C Machine Learning Library☆22Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 5 months ago
- ☆13Updated 4 years ago
- ☆40Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- Next generation CGRA generator☆109Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Simple single-port AXI memory interface☆37Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated last month
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆41Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆91Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆43Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 3 months ago