a mini 2x2 systolic array and PE demo
☆71Dec 21, 2025Updated 4 months ago
Alternatives and similar repositories for tinytinyTPU
Users that are interested in tinytinyTPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- .gds to .gltf file conversion script and workflow to create photo-real animations of your photonic/electronic integrated circuits.☆12Jul 29, 2024Updated last year
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- This raytracer is a versatile implementation of Ray Tracing in One Weekend Book Series which uses Python as the interface for the scene …☆17Nov 24, 2021Updated 4 years ago
- WiShield library with user contributed features☆40Jan 5, 2016Updated 10 years ago
- Download a million samples from Rigol DS1052E via usbtmc☆23Jan 6, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆158Updated this week
- ☆38May 22, 2025Updated 11 months ago
- FP4 MAC Array☆19Apr 14, 2024Updated 2 years ago
- Beautify SystemVerilog code in VSCode through Verible☆23Apr 15, 2026Updated 2 weeks ago
- ET Accelerator Firmware and Runtime☆39Apr 9, 2026Updated 3 weeks ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- Simple and Ideal Circuit Simulation☆13Dec 4, 2017Updated 8 years ago
- Community portal☆17Apr 24, 2026Updated last week
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated 10 months ago
- open-source assistant with computer use agents☆25Mar 6, 2026Updated last month
- Notes from learning RISC-V☆12Updated this week
- ☆21Sep 26, 2025Updated 7 months ago
- ☆10Apr 21, 2025Updated last year
- 2D Systolic Array Multiplier☆27Jan 27, 2024Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- ☆11Oct 15, 2024Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 应用赛道 国家一等奖获奖作品 Ultra-Lamp☆31Mar 6, 2025Updated last year
- We will be open sourcing a tool called FARSI (Facebook AR system investigator), a design space exploration framework. FARSI enables an ag…☆32Oct 30, 2022Updated 3 years ago
- LEMMA: Logical Engine for Multi-domain Mathematical Analysis☆28Feb 14, 2026Updated 2 months ago
- ☆13Nov 4, 2020Updated 5 years ago
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated last year
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- A PyTorch implementation of a conditional Denoising Diffusion Probabilistic Model (DDPM) for multi-modal trajectory prediction. This proj…☆38Feb 20, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 5 months ago
- ☆17Apr 25, 2024Updated 2 years ago
- Longest common subsequence parallel implementations☆11Mar 15, 2015Updated 11 years ago
- ☆13Jan 14, 2026Updated 3 months ago
- code for the paper, "flexible multitask computation in recurrent networks utilizes shared dynamical motifs"☆12Mar 2, 2025Updated last year
- ☆16Sep 16, 2022Updated 3 years ago
- Source code of "FlowWalker: A Memory-efficient and High-performance GPU-based Dynamic Graph Random Walk Framework"☆11Oct 23, 2024Updated last year