Alanma23 / tinytinyTPULinks
a mini 2x2 systolic array and PE demo
☆67Updated 3 weeks ago
Alternatives and similar repositories for tinytinyTPU
Users that are interested in tinytinyTPU are comparing it to the libraries listed below
Sorting:
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Updated last year
- Machine-Learning Accelerator System Exploration Tools☆188Updated this week
- The Riallto Open Source Project from AMD☆83Updated 9 months ago
- ☆36Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆252Updated 3 months ago
- General Matrix Multiplication using NVIDIA Tensor Cores☆27Updated 11 months ago
- ☆119Updated 2 years ago
- ☆74Updated this week
- A survey on Hardware Accelerated LLMs☆61Updated last year
- Tenstorrent MLIR compiler☆233Updated this week
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆172Updated last year
- ☆90Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆111Updated 2 weeks ago
- A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.☆192Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆208Updated this week
- Self checking RISC-V directed tests☆119Updated 7 months ago
- ☆27Updated 10 months ago
- ☆36Updated last week
- Verilog package manager written in Rust☆143Updated last year
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- News and Paper Collections for Machine Learning Hardware☆22Updated last month
- A custom AI chip to be taped out soon!☆37Updated 3 weeks ago
- The TT-Forge FE is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their per…☆53Updated this week
- DNN Compiler for Heterogeneous SoCs☆59Updated last week
- Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.☆50Updated this week
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆44Updated 4 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 5 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- Attention in SRAM on Tenstorrent Grayskull☆40Updated last year