Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators
☆28Jun 17, 2025Updated 9 months ago
Alternatives and similar repositories for rohd-cosim
Users that are interested in rohd-cosim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 5 months ago
- A hardware component library developed with ROHD.☆112Mar 6, 2026Updated 2 weeks ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- A Dart library to decode audio files☆11Jan 6, 2025Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Build an End-to-End Typesafe APIs (Experimental)☆16Sep 19, 2022Updated 3 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆37Oct 23, 2024Updated last year
- Tools for working with circuits as graphs in python☆127Nov 17, 2023Updated 2 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- FakeLua is a subset of Lua JIT.☆12Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Mar 7, 2026Updated 2 weeks ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- CPU Simulator written in Python☆14Apr 8, 2020Updated 5 years ago
- PCA in rust☆16Jul 30, 2023Updated 2 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- An example of how How to access native libraries in Flutter using Dart FFI☆14Jan 25, 2022Updated 4 years ago
- Python bindings for the Dynamic Animation and Robotics Toolkit☆16Oct 20, 2018Updated 7 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 4 months ago
- Network A/V in OBS Studio☆12Nov 9, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- SUPPORTED - SData .NET Client Library, written in C#☆18Apr 8, 2014Updated 11 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ThemeSupport is a small library that can be used to determine whether the operating system is using a light or dark theme.☆13Jun 13, 2024Updated last year
- efficient tools for LiDAR processing☆13Mar 19, 2020Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year