Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators
☆29Jun 17, 2025Updated 11 months ago
Alternatives and similar repositories for rohd-cosim
Users that are interested in rohd-cosim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware component library developed with ROHD.☆113May 3, 2026Updated 3 weeks ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆481May 7, 2026Updated 2 weeks ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- 自建 chisel 工程模板☆15Jul 19, 2023Updated 2 years ago
- A Dart library to decode audio files☆12Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 3 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Tool to generate documentation for Nelua source files.☆10Dec 11, 2021Updated 4 years ago
- Build an End-to-End Typesafe APIs (Experimental)☆16Sep 19, 2022Updated 3 years ago
- Create lightweight custom Dart Events, that allow interested subscribers to be notified that something has happened. Provides a notific…☆21Sep 10, 2024Updated last year
- ☆10Apr 8, 2021Updated 5 years ago
- https://zig.day☆14May 15, 2026Updated last week
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆16Oct 11, 2018Updated 7 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- FakeLua is a subset of Lua JIT.☆13Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- ☆13Aug 24, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 7 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 5 years ago
- CPU Simulator written in Python☆14Apr 8, 2020Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 11 months ago
- PCA in rust☆16Jul 30, 2023Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Sep 17, 2025Updated 8 months ago
- An example of how How to access native libraries in Flutter using Dart FFI☆14Jan 25, 2022Updated 4 years ago
- Python bindings for the Dynamic Animation and Robotics Toolkit☆16Oct 20, 2018Updated 7 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Network A/V in OBS Studio☆12Nov 9, 2022Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- SUPPORTED - SData .NET Client Library, written in C#☆18Apr 8, 2014Updated 12 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆59Oct 27, 2024Updated last year
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ThemeSupport is a small library that can be used to determine whether the operating system is using a light or dark theme.☆13Jun 13, 2024Updated last year
- efficient tools for LiDAR processing☆13Mar 19, 2020Updated 6 years ago