Alternatives and similar repositories for rohd-cosim

Users that are interested in rohd-cosim are comparing it to the libraries listed below

• intel / rohd-hcl
  A hardware component library developed with ROHD.
  ☆104Updated last week
• intel / rohd-vf
  The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.
  ☆45Updated 3 weeks ago
• antmicro / verilator-verification
  Test dashboard for verification features in Verilator
  ☆27Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆150Updated 3 weeks ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆41Updated 5 years ago
• pulp-platform / svase
  ☆33Updated 9 months ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆40Updated this week
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode
  ☆36Updated last month
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• hanysalah / Design-Pattern-in-SV
  This repo is created to include illustrative examples on object oriented design pattern in SV
  ☆60Updated 2 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆119Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• prasadp4009 / tbengy
  Python Tool for UVM Testbench Generation
  ☆54Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆65Updated last month
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆36Updated 3 weeks ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated this week
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆50Updated 9 months ago
• taneroksuz / fpu
  IEEE 754 single and double precision floating point library in systemverilog and vhdl
  ☆72Updated 10 months ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆41Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated this week
• chipsalliance / uvm-verilator
  ☆99Updated 2 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆64Updated 9 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆68Updated last month
• pulp-platform / cheshire-ihp130-o
  ☆57Updated 7 months ago
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆24Updated 6 years ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated last month
• AsFigo / yoYoLint
  SystemVerilog RTL Linter for YoSys
  ☆21Updated 11 months ago