dawsonjon / Chips-2.0
FPGA Design Suite based on C to Verilog design flow.
☆235Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Chips-2.0
- A utility for Composing FPGA designs from Peripherals☆168Updated 9 months ago
- Python-based hardware modeling framework☆237Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆299Updated last year
- A pipelined RISCV implementation in VHDL☆95Updated 5 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆140Updated 8 years ago
- How to set up Xilinx Vivado for source control☆96Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆311Updated 3 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆435Updated 3 years ago
- A 32-bit RISC-V soft processor☆305Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 2 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆200Updated 2 years ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- A collection of MyHDL cores and tools for complex digital circuit design☆85Updated 5 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- magma circuits☆251Updated 3 weeks ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆201Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆309Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆208Updated 4 years ago
- An Open Source configuration of the Arty platform☆122Updated 9 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆658Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆403Updated this week
- GPL v3 2D/3D graphics engine in verilog☆658Updated 10 years ago
- Small footprint and configurable DRAM core☆381Updated last month
- Yet Another RISC-V Implementation☆84Updated last month
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆230Updated 5 years ago