dawsonjon / Chips-2.0View external linksLinks
FPGA Design Suite based on C to Verilog design flow.
☆246Apr 5, 2019Updated 6 years ago
Alternatives and similar repositories for Chips-2.0
Users that are interested in Chips-2.0 are comparing it to the libraries listed below
Sorting:
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆697Updated this week
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆25Oct 22, 2021Updated 4 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 8 years ago
- synthesiseable ieee 754 floating point library in verilog☆717Mar 13, 2023Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Updated this week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Example projects for Quokka FPGA toolkit☆37Jan 13, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,196Feb 6, 2026Updated last week
- An abstraction library for interfacing EDA tools☆750Updated this week
- ☆104Jun 27, 2022Updated 3 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Dec 23, 2025Updated last month
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆114Oct 18, 2016Updated 9 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated last month
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- The MyHDL development repository☆1,110Apr 10, 2025Updated 10 months ago
- FPGA based transmitter☆101Apr 14, 2017Updated 8 years ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- VHDL compiler and simulator☆774Updated this week
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆442Oct 27, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆244Updated this week