A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for nicotb
Users that are interested in nicotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆26Feb 15, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- Running Python code in SystemVerilog☆72May 8, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 製作專屬於你的梟婆軸黨黨證☆11Jan 16, 2025Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆24Feb 25, 2025Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Handle Fast Signal Traces (fst) in Python☆15Jun 11, 2025Updated 11 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Updated this week
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- The ZipCPU blog☆19Dec 17, 2025Updated 5 months ago
- ☆20Mar 6, 2022Updated 4 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆114Apr 27, 2026Updated 3 weeks ago
- ☆24Feb 15, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 3 months ago
- UVM verification kits which uses YASA as simulation script☆18Dec 10, 2019Updated 6 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 3 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Jun 28, 2019Updated 6 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 6 months ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- This project is a part of our work, "Dynamic Vision Sensors for Human Activity Recognition" accepted at the IEEE 4th IAPR Asian Conferenc…☆15Feb 18, 2019Updated 7 years ago
- Modified UEFI ROMs for macOS support☆11Sep 19, 2024Updated last year