A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for nicotb
Users that are interested in nicotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆26Feb 15, 2025Updated last year
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Python wrapper for verilator model☆95Feb 10, 2024Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 20, 2026Updated last week
- GDB server to debug CPU simulation waveform traces☆44Feb 21, 2022Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 6 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The ZipCPU blog☆19Jul 18, 2026Updated last month
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆26Feb 25, 2025Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- ☆24Feb 15, 2013Updated 13 years ago
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 10 months ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 4 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- Test dashboard for verification features in Verilator☆35Updated this week
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- GNN-RE datasets for circuit recognition☆61May 16, 2023Updated 3 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 9 months ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago