A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for nicotb
Users that are interested in nicotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- embedPythonInVerilogExample☆10Mar 23, 2017Updated 9 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- ☆26Feb 15, 2025Updated last year
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- Python wrapper for verilator model☆96Feb 10, 2024Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Oct 25, 2026Updated last week
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 6 years ago
- GDB server to debug CPU simulation waveform traces☆44Feb 21, 2022Updated 4 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 4 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆27Feb 25, 2025Updated last year
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- Some simple attempts at building GeNN models☆10Oct 8, 2026Updated 3 weeks ago
- Quickly navigate and resize i3wm windows and Neovim splits with the same keybindings☆12Mar 25, 2023Updated 3 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 8 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- ☆23Feb 15, 2013Updated 13 years ago
- This project is a part of our work, "Dynamic Vision Sensors for Human Activity Recognition" accepted at the IEEE 4th IAPR Asian Conferenc…☆15Feb 18, 2019Updated 7 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago