johnjohnlin / nicotb
A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Updated last year
Alternatives and similar repositories for nicotb
Users that are interested in nicotb are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆44Updated 4 years ago
- ☆44Updated 5 years ago
- This is a tutorial on standard digital design flow☆77Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆15Updated 4 years ago
- Python wrapper for verilator model☆82Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- CNN accelerator☆27Updated 7 years ago
- ☆56Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated 5 months ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- ideas and eda software for vlsi design☆50Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated 2 months ago
- ☆27Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 3 weeks ago
- ☆20Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆108Updated last year
- ☆35Updated 4 years ago