johnjohnlin / nicotb
A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Updated 8 months ago
Related projects: ⓘ
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- This is a tutorial on standard digital design flow☆71Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆30Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆30Updated 3 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆42Updated 3 years ago
- use pivpi to drive testbench event☆20Updated 8 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- Open Source PHY v2☆23Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆21Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆39Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Python wrapper for verilator model☆76Updated 7 months ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- ☆18Updated 10 years ago
- CNN accelerator☆26Updated 7 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- ☆21Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆35Updated 2 weeks ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- ☆37Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆22Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆59Updated 2 weeks ago