A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for nicotb
Users that are interested in nicotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆27Feb 15, 2025Updated last year
- RTL + Verfication + Synthesis + APR☆11Jul 18, 2018Updated 7 years ago
- RTL + Synthesis + APR☆11Aug 3, 2025Updated 8 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Python wrapper for verilator model☆93Feb 10, 2024Updated 2 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 10 months ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆19Feb 25, 2025Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 10 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- ArchLinux 上使用 Docker 執行健保卡元件 (mLNHIICC)☆18May 17, 2020Updated 5 years ago
- rust riscv64 xv6 reimplementation☆21Dec 8, 2023Updated 2 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆111Feb 12, 2025Updated last year
- ☆24Feb 15, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 2 months ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 6 months ago
- ☆29May 9, 2018Updated 7 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Test dashboard for verification features in Verilator☆31Apr 7, 2026Updated last week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Deep Learning & VLSI Crash Course for New Members☆40Aug 6, 2025Updated 8 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 2 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- ☆10Jun 28, 2019Updated 6 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 5 months ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- Modified UEFI ROMs for macOS support☆11Sep 19, 2024Updated last year