A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COroutine TestBench.
☆21Dec 24, 2023Updated 2 years ago
Alternatives and similar repositories for nicotb
Users that are interested in nicotb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Python wrapper for verilator model☆93Feb 10, 2024Updated 2 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- 製作專屬於你的梟婆軸黨黨證☆11Jan 16, 2025Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆19Feb 25, 2025Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 9 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- The ZipCPU blog☆18Dec 17, 2025Updated 3 months ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆110Feb 12, 2025Updated last year
- ☆24Feb 15, 2013Updated 13 years ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- ☆11May 31, 2016Updated 9 years ago
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- 📔Book auto-summary 🦀🖤 (gitbook/mdBook)☆31Nov 7, 2022Updated 3 years ago
- Modified UEFI ROMs for macOS support☆11Sep 19, 2024Updated last year
- Tkinter Rapid Application Development (RAD) library - Tkinter XML widget building☆10Oct 1, 2020Updated 5 years ago
- Designed for flash/non flash models. Supports LCD with backlight, LiPo charge, USB slave, USB in.☆11Sep 7, 2017Updated 8 years ago
- Python decorator to assert types hints for python functions☆11May 13, 2018Updated 7 years ago