Raamakrishnan / verilog-filelist-parser
A Verilog Filelist parser in Rust
☆10Updated 3 years ago
Alternatives and similar repositories for verilog-filelist-parser:
Users that are interested in verilog-filelist-parser are comparing it to the libraries listed below
- Determines the modules declared and instantiated in a SystemVerilog file☆43Updated 6 months ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆20Updated 6 years ago
- An automatic clock gating utility☆45Updated 8 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆55Updated 2 months ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆29Updated this week
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- Hardware generator debugger☆73Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆26Updated 6 months ago
- ☆55Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Running Python code in SystemVerilog☆68Updated 8 months ago
- ☆24Updated last month
- Simple UVM environment for experimenting with Verilator.☆19Updated 2 months ago
- ☆89Updated last year
- ☆36Updated 2 years ago
- A command-line tool for displaying vcd waveforms.☆53Updated last year
- SystemVerilog frontend for Yosys☆81Updated last week
- Equivalence checking with Yosys☆40Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆43Updated 3 months ago
- Debuggable hardware generator☆68Updated 2 years ago