A Verilog Filelist parser in Rust
☆11Mar 25, 2022Updated 4 years ago
Alternatives and similar repositories for verilog-filelist-parser
Users that are interested in verilog-filelist-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Aug 16, 2026Updated 2 months ago
- ☆24Sep 26, 2025Updated last year
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆23Mar 3, 2025Updated last year
- Deutsch Language Tool Kit☆12Aug 31, 2015Updated 11 years ago
- ☆15May 10, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- bluecore - risc-v cpu☆16Feb 13, 2026Updated 8 months ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Oct 25, 2026Updated last week
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- In love with Atalanta☆15Feb 28, 2025Updated last year
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- a simple kvm tool for linux platform based on guvcview☆10Oct 8, 2023Updated 3 years ago
- Monitor esxi hardware metrics output to json☆12May 11, 2018Updated 8 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆27Jul 12, 2023Updated 3 years ago
- ☆10Jul 17, 2021Updated 5 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆25Nov 7, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Sep 28, 2026Updated last month
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆18Sep 5, 2023Updated 3 years ago
- Benchmarks for popular classification and object detection models on CPUs and GPUs☆10Apr 8, 2019Updated 7 years ago
- Source code for 'Scala for Java Developers: A Practical Primer' by Toby Weston☆11Dec 6, 2020Updated 5 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- Vim plugin for the uncompromising Python code formatter☆11Mar 11, 2021Updated 5 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Filelist generator☆21Oct 14, 2026Updated 2 weeks ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 8 years ago