Alternatives and similar repositories for verilog-filelist-parser

Users that are interested in verilog-filelist-parser are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated this week
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆44Updated 3 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆51Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated 2 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆106Updated this week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆70Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆71Updated 2 years ago
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 4 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆35Updated 2 weeks ago
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆24Updated 6 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Updated last year
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆27Updated 3 weeks ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• Lampro-Mellon / Quasar
  Quasar 2.0: Chisel equivalent of SweRV-EL2
  ☆32Updated 4 years ago
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆26Updated 4 months ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆66Updated 2 months ago
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆28Updated 3 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆105Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 7 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆58Updated 5 months ago
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆57Updated last week
• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated 2 months ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆35Updated 5 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆51Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated last week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆118Updated last week