Alternatives and similar repositories for verilog-filelist-parser

Users that are interested in verilog-filelist-parser are comparing it to the libraries listed below

• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆39Updated 2 years ago
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆21Updated last month
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 8 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆13Updated 8 years ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆21Updated 2 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 7 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆58Updated 4 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆48Updated last month
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 3 years ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆69Updated this week
• verilator / uvm
  Universal Verification Methodology (UVM) base libraries, with edits for Verilator
  ☆27Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆43Updated last month
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆21Updated 6 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆25Updated this week
• chipsalliance / uvm-verilator
  ☆95Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆14Updated last year
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆36Updated 2 weeks ago
• riscv-verification / riscvISACOV
  SystemVerilog Functional Coverage for RISC-V ISA
  ☆28Updated this week
• pezy-computing / pzbcm
  Basic Common Modules
  ☆38Updated 2 weeks ago
• avelure / doxygen-verilog
  Doxygen with verilog support
  ☆37Updated 6 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated 10 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated last year