IP-XACT XML binding library
☆17Jun 23, 2016Updated 10 years ago
Alternatives and similar repositories for ipxact
Users that are interested in ipxact are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Running Python code in SystemVerilog☆73May 8, 2026Updated 5 months ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 11 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Updated this week
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- ☆15May 10, 2019Updated 7 years ago
- ☆43May 26, 2018Updated 8 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆48Jun 4, 2023Updated 3 years ago
- Import and export IP-XACT XML register models☆40Nov 5, 2025Updated 11 months ago
- ☆19Jul 9, 2025Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Object Notation for Markup Language☆24Jul 16, 2026Updated 2 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- python GUI mpd client for raspberry pi with official rpi display☆10Apr 14, 2026Updated 5 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- Algorithmic C Digital Signal Processing (DSP) Library☆54Sep 10, 2026Updated 3 weeks ago
- Patch Queue for Ext4☆14May 28, 2019Updated 7 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 10 years ago
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Yet Another Lovely Lib for AVR☆12Apr 3, 2015Updated 11 years ago
- Mirror of Linus Torvald's Kernel Tree☆15Aug 8, 2026Updated 2 months ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 5 months ago
- UVM interactive debug library☆36Feb 28, 2026Updated 7 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 4 months ago
- FPGA and Digital ASIC Build System☆87Oct 1, 2026Updated last week
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago