sifiveinc / wakeLinks
The SiFive wake build tool
☆91Updated this week
Alternatives and similar repositories for wake
Users that are interested in wake are comparing it to the libraries listed below
Sorting:
- Working Draft of the RISC-V J Extension Specification☆191Updated last week
- ☆147Updated last year
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- The specification for the FIRRTL language☆62Updated this week
- A powerful and modern open-source architecture description language.☆43Updated 8 years ago
- ☆61Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆116Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V Packed SIMD Extension☆152Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- Chisel/Firrtl execution engine☆153Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- Main page☆128Updated 5 years ago
- ☆104Updated 3 years ago
- Fearless hardware design☆183Updated 2 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated last week