Alternatives and similar repositories for wake

Users that are interested in wake are comparing it to the libraries listed below

• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆186Updated 3 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆224Updated last year
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆257Updated 2 weeks ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆152Updated 3 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 6 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆174Updated 3 weeks ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 9 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆55Updated last week
• rdaly525 / coreir
  ☆103Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆157Updated last month
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆259Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆146Updated 7 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆114Updated 3 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆57Updated 5 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆163Updated 4 months ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆156Updated 4 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆159Updated 11 months ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆98Updated 3 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆182Updated 2 weeks ago
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆123Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆195Updated 10 months ago
• ucb-bar / testchipip
  ☆84Updated 3 weeks ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆237Updated 6 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆146Updated last year