sifiveinc / wakeLinks
The SiFive wake build tool
☆91Updated this week
Alternatives and similar repositories for wake
Users that are interested in wake are comparing it to the libraries listed below
Sorting:
- ☆149Updated last year
- Working Draft of the RISC-V J Extension Specification☆190Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- ☆62Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- FPGA Assembly (FASM) Parser and Generator☆94Updated 3 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- The specification for the FIRRTL language☆59Updated last week
- RISC-V Packed SIMD Extension☆150Updated last year
- Chisel/Firrtl execution engine☆153Updated 11 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated this week
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- ☆103Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- RISC-V Formal Verification Framework☆143Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- A hardware compiler based on LLHD and CIRCT☆262Updated last month
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago