The SiFive wake build tool
☆94Aug 14, 2026Updated this week
Alternatives and similar repositories for wake
Users that are interested in wake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆84Jun 1, 2022Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Tools based upon slang for language server purpose☆24Aug 4, 2026Updated last week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆167Jul 29, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- ☆37Mar 20, 2025Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆17Jan 7, 2022Updated 4 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆299Jul 23, 2026Updated 3 weeks ago
- The specification for the FIRRTL language☆66Updated this week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- what is the soul of man when soul and body seperates body dies soul lives fear not man which can only destroy the body, but fear him whic…☆21Aug 14, 2013Updated 13 years ago
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆34Feb 6, 2020Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Bitcoin full node as a C Programming Language library☆10Dec 3, 2025Updated 8 months ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago