The SiFive wake build tool
☆93Apr 6, 2026Updated last week
Alternatives and similar repositories for wake
Users that are interested in wake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- For contributions of Chisel IP to the chisel community.☆72Nov 7, 2024Updated last year
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Apr 3, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 4 months ago
- ☆33Mar 20, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 5 months ago
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆17Jan 7, 2022Updated 4 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- what is the soul of man when soul and body seperates body dies soul lives fear not man which can only destroy the body, but fear him whic…☆22Aug 14, 2013Updated 12 years ago
- Chisel/Firrtl execution engine