The SiFive wake build tool
☆94May 16, 2026Updated last week
Alternatives and similar repositories for wake
Users that are interested in wake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 6 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- what is the soul of man when soul and body seperates body dies soul lives fear not man which can only destroy the body, but fear him whic…☆22Aug 14, 2013Updated 12 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The specification for the FIRRTL language☆65May 17, 2026Updated last week
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Bitcoin full node as a C Programming Language library☆10Dec 3, 2025Updated 5 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Checkpoint 401 Forward Auth Security Server.☆17Apr 25, 2026Updated last month
- Circuit IR Compilers and Tools☆2,129Updated this week
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Reduced Embeddable More Or Less Tcl☆11Feb 6, 2025Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- Planning, scheming and designing of {-# LANGAUGE ConstraintKinds #-} for Rust☆12Apr 6, 2018Updated 8 years ago
- Express.js ported to a Service Worker context☆17Mar 6, 2025Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year