Alternatives and similar repositories for WaveDromTikZ

Users that are interested in WaveDromTikZ are comparing it to the libraries listed below

• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆79Updated 2 years ago
• pieter3d / simview
  ☆79Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆84Updated last month
• ldoolitt / vhd2vl
  ☆134Updated 7 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆62Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆201Updated 4 months ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 years ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆45Updated 3 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆115Updated last year
• olofk / corescore
  CoreScore
  ☆158Updated 5 months ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆79Updated 3 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 6 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆85Updated last week
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 3 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆171Updated 2 months ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆114Updated 3 years ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆124Updated 9 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆145Updated last month
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆70Updated 3 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆138Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆48Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆50Updated 4 months ago