Python script to transform a VCD file to wavedrom format
☆86Aug 18, 2022Updated 4 years ago
Alternatives and similar repositories for vcd2wavedrom
Users that are interested in vcd2wavedrom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 9 months ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- sample VCD files☆43Oct 13, 2026Updated 2 weeks ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Python package for writing Value Change Dump (VCD) files.☆136Oct 19, 2026Updated 2 weeks ago
- Python tool for SV/UVM testbench generation and RTL synthesis for Digilent FPGA boards (Vivado default, experimental F4PGA backend)☆57Oct 26, 2026Updated last week
- ☆12Jun 4, 2021Updated 5 years ago
- A command-line tool for displaying vcd waveforms.☆73Feb 19, 2024Updated 2 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Fixed point package for Python.☆37Apr 28, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- datasheet generator☆31Sep 10, 2026Updated last month
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- ☆17Apr 20, 2023Updated 3 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Cross EDA Abstraction and Automation☆45Updated this week
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- Unit testing for cocotb☆177Oct 17, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆151Sep 21, 2026Updated last month
- A flexible and scalable development platform for modern FPGA projects.☆48Oct 19, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆71Oct 19, 2025Updated last year