Python script to transform a VCD file to wavedrom format
☆84Aug 18, 2022Updated 3 years ago
Alternatives and similar repositories for vcd2wavedrom
Users that are interested in vcd2wavedrom are comparing it to the libraries listed below
Sorting:
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- sample VCD files☆43Feb 13, 2026Updated 2 weeks ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Python package for writing Value Change Dump (VCD) files.☆131Nov 10, 2024Updated last year
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- Fixed point package for Python.☆36Apr 28, 2023Updated 2 years ago
- A python based verilog parser☆20Jun 5, 2020Updated 5 years ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated 11 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆41Jul 24, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- WaveDrom compatible python command line☆113Jun 2, 2023Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- CLI for WaveDrom☆66Feb 22, 2024Updated 2 years ago