Dinistro / circt-streamLinks
A stream to RTL compiler based on MLIR and CIRCT
☆15Updated 3 years ago
Alternatives and similar repositories for circt-stream
Users that are interested in circt-stream are comparing it to the libraries listed below
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Intel Compiler for SystemC☆26Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆15Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- CGRA framework with vectorization support.☆41Updated last week
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆29Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆33Updated 4 months ago
- ☆52Updated 11 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 8 months ago
- ☆89Updated last week
- The specification for the FIRRTL language☆62Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- ☆18Updated last month
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago