Dinistro / circt-streamLinks
A stream to RTL compiler based on MLIR and CIRCT
☆15Updated 2 years ago
Alternatives and similar repositories for circt-stream
Users that are interested in circt-stream are comparing it to the libraries listed below
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆41Updated 4 months ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆16Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- DASS HLS Compiler☆29Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- ☆27Updated 7 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- ☆12Updated 4 years ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- A configurable SRAM generator☆50Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆13Updated 2 weeks ago
- ☆15Updated 2 years ago