Dinistro / circt-streamView external linksLinks
A stream to RTL compiler based on MLIR and CIRCT
☆16Nov 15, 2022Updated 3 years ago
Alternatives and similar repositories for circt-stream
Users that are interested in circt-stream are comparing it to the libraries listed below
Sorting:
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- A repository to test dialects defined dynamically.☆12Jun 20, 2023Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Jul 28, 2025Updated 6 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Jan 6, 2026Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- ☆20Mar 1, 2021Updated 4 years ago
- ☆81Jan 5, 2026Updated last month
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated 3 weeks ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Intel Compiler for SystemC☆27Jun 1, 2023Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- ☆24Nov 10, 2020Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆34May 5, 2025Updated 9 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- Declarative MLIR compilers in Python!☆36Oct 9, 2020Updated 5 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆36Jan 24, 2023Updated 3 years ago
- Vortex Graphics☆92Oct 2, 2024Updated last year
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 2 months ago
- A minimal (really) out-of-tree MLIR example☆46Aug 14, 2025Updated 5 months ago
- A translation validation framework for MLIR☆92Mar 19, 2025Updated 10 months ago
- CGRA framework with vectorization support.☆43Jan 29, 2026Updated 2 weeks ago
- MATLAB function to fill an area with hatching ~~or speckling~~☆11Mar 4, 2018Updated 7 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- A simple Python implementation of Vaultree's homomorphic encryption scheme☆13May 12, 2025Updated 9 months ago
- ☆14Apr 14, 2025Updated 10 months ago
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago