DNN Compiler for Heterogeneous SoCs
☆64Apr 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for Deeploy
Users that are interested in Deeploy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆41Mar 5, 2024Updated 2 years ago
- A library to train and deploy quantised Deep Neural Networks☆27Dec 18, 2024Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 4 months ago
- ☆33Mar 12, 2026Updated last month
- ☆71Apr 22, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆191Updated this week
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆39Updated this week
- ☆94Oct 18, 2023Updated 2 years ago
- Welcome to the official repository of AC-LORA: (Almost) Training-Free Access Control-Aware Multi-Modal LLMs, a mechanism that provides tr…☆21Nov 14, 2025Updated 5 months ago
- whatever it means☆16Apr 1, 2026Updated 3 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 3 months ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A high-efficiency system-on-chip for floating-point compute workloads.☆46Jan 13, 2025Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 6 months ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- A lightweight memory allocator for hardware-accelerated machine learning☆184Apr 6, 2026Updated 3 weeks ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Apr 21, 2026Updated last week
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆39May 17, 2024Updated last year
- ☆24Apr 17, 2026Updated last week
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 6 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- GPU CRF-CTC decoding for nanopore basecalling☆15Apr 21, 2026Updated last week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- ☆62Mar 31, 2025Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆80Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Apr 16, 2026Updated last week
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆30Nov 18, 2025Updated 5 months ago
- ☆14Apr 17, 2026Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 9 months ago
- ☆15Jun 30, 2024Updated last year