pulp-platform / DeeployLinks
DNN Compiler for Heterogeneous SoCs
☆52Updated last week
Alternatives and similar repositories for Deeploy
Users that are interested in Deeploy are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆37Updated 2 weeks ago
- ☆63Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆163Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- ☆53Updated 6 months ago
- ☆61Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆80Updated last week
- ☆61Updated this week
- NeuraLUT-Assemble☆41Updated 2 months ago
- ☆32Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- Machine-Learning Accelerator System Exploration Tools☆179Updated 3 weeks ago
- ☆35Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆44Updated this week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- ☆50Updated 3 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago