DNN Compiler for Heterogeneous SoCs
☆61Feb 17, 2026Updated last week
Alternatives and similar repositories for Deeploy
Users that are interested in Deeploy are comparing it to the libraries listed below
Sorting:
- ☆41Mar 5, 2024Updated last year
- A library to train and deploy quantised Deep Neural Networks☆27Dec 18, 2024Updated last year
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- matrix-coprocessor for RISC-V☆30Dec 12, 2025Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆185Jan 23, 2026Updated last month
- ☆38Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 2 months ago
- ☆32Jan 21, 2026Updated last month
- ☆90Oct 18, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Welcome to the official repository of AC-LORA: (Almost) Training-Free Access Control-Aware Multi-Modal LLMs, a mechanism that provides tr…☆20Nov 14, 2025Updated 3 months ago
- whatever it means☆15Feb 18, 2026Updated last week
- Artifact for paper "Chronosymbolic: Efficient CHC Solving with Symbolic Reasoning and Inductive Learning" in Python☆11Aug 4, 2024Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 3 weeks ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37May 17, 2024Updated last year
- ☆63Apr 22, 2025Updated 10 months ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Jan 13, 2025Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 4 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆76Updated this week
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ☆23Jan 30, 2025Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- ☆21Jun 23, 2024Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated this week
- ☆58Mar 31, 2025Updated 11 months ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆27Nov 19, 2025Updated 3 months ago
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year