DNN Compiler for Heterogeneous SoCs
☆64Mar 26, 2026Updated 2 weeks ago
Alternatives and similar repositories for Deeploy
Users that are interested in Deeploy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- A library to train and deploy quantised Deep Neural Networks☆27Dec 18, 2024Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 8 months ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 4 months ago
- ☆32Mar 12, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆68Apr 22, 2025Updated 11 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆188Jan 23, 2026Updated 2 months ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆38Updated this week
- ☆93Oct 18, 2023Updated 2 years ago
- whatever it means☆16Apr 1, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A high-efficiency system-on-chip for floating-point compute workloads.☆44Jan 13, 2025Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 5 months ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- A lightweight memory allocator for hardware-accelerated machine learning☆183Sep 30, 2025Updated 6 months ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆39May 17, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆23Mar 31, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Mar 31, 2026Updated last week
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 6 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆81Mar 20, 2026Updated 3 weeks ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆19Nov 12, 2025Updated 4 months ago
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆30Nov 18, 2025Updated 4 months ago
- ☆14Mar 17, 2026Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Automatic SystemVerilog linting in github actions with the help of Verible☆37Oct 23, 2024Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆84Apr 1, 2026Updated last week