pulp-platform / DeeployLinks
DNN Compiler for Heterogeneous SoCs
☆55Updated 2 weeks ago
Alternatives and similar repositories for Deeploy
Users that are interested in Deeploy are comparing it to the libraries listed below
Sorting:
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- Machine-Learning Accelerator System Exploration Tools☆183Updated last month
- ☆58Updated 7 months ago
- ☆64Updated 7 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- ☆61Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆168Updated last month
- ☆35Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆88Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 5 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- ☆40Updated 8 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆37Updated last month
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆89Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆90Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ☆36Updated last month
- NeuraLUT-Assemble☆43Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- ☆85Updated 2 years ago