KULeuven-MICAS / zigzag-llmLinks
Model LLM inference on single-core dataflow accelerators
☆14Updated 2 weeks ago
Alternatives and similar repositories for zigzag-llm
Users that are interested in zigzag-llm are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆51Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Open-source of MSD framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆17Updated 11 months ago
- Collection of kernel accelerators optimised for LLM execution☆19Updated 4 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- ☆48Updated 4 years ago
- ☆18Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆16Updated 2 years ago
- ☆44Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆17Updated 3 months ago
- ☆49Updated last month
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- ☆28Updated 4 months ago
- ☆41Updated 2 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated last week
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago