KULeuven-MICAS / zigzag-llmLinks
Model LLM inference on single-core dataflow accelerators
☆16Updated 3 months ago
Alternatives and similar repositories for zigzag-llm
Users that are interested in zigzag-llm are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- Collection of kernel accelerators optimised for LLM execution☆24Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- A co-design architecture on sparse attention☆53Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- bitfusion verilog implementation☆12Updated 3 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆47Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- Attentionlego☆12Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆20Updated 7 months ago
- ☆49Updated 3 months ago
- ☆35Updated 5 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆27Updated 4 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 6 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆34Updated last week
- ☆42Updated last year
- ☆19Updated 6 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- ☆20Updated last year
- C++ code for HLS FPGA implementation of transformer☆19Updated last year