HW accelerator mapping optimization framework for in-memory computing
☆30Jun 3, 2025Updated last year
Alternatives and similar repositories for zigzag-imc
Users that are interested in zigzag-imc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆33Nov 2, 2023Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆49May 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- ☆28Jan 16, 2026Updated 8 months ago
- ☆11Sep 7, 2023Updated 3 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Jun 15, 2026Updated 3 months ago
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated 11 months ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 9 months ago
- A heterogeneous accelerator-centric compute cluster☆58Updated this week
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆69Apr 17, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆82Mar 9, 2025Updated last year
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- ☆27Apr 17, 2026Updated 5 months ago
- Processing in Memory Emulation☆31Feb 24, 2023Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆29Dec 18, 2024Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆157Oct 29, 2025Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Jun 1, 2021Updated 5 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆25Jul 27, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆14Apr 8, 2025Updated last year
- ☆105Jul 9, 2026Updated 2 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆120Apr 26, 2025Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆72Sep 9, 2026Updated 2 weeks ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆55Mar 24, 2024Updated 2 years ago
- ☆13Mar 14, 2023Updated 3 years ago
- ☆16Mar 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- ☆13Nov 1, 2021Updated 4 years ago
- The Reconfigurable Solver for QP☆13Apr 19, 2023Updated 3 years ago
- A comprehensive content-addressable accelerator simulation framework.☆22Apr 16, 2026Updated 5 months ago
- ☆13Oct 22, 2023Updated 2 years ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago