eml-eda / match
☆22Updated this week
Alternatives and similar repositories for match
Users that are interested in match are comparing it to the libraries listed below
Sorting:
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆148Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆41Updated 10 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 3 months ago
- ☆26Updated this week
- ☆70Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆131Updated 11 months ago
- ☆9Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆33Updated 11 months ago
- ☆34Updated 5 months ago
- ☆26Updated last month
- ☆14Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆115Updated 3 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆142Updated this week
- Approximate layers - TensorFlow extension☆27Updated last month