eml-eda / matchLinks
☆23Updated this week
Alternatives and similar repositories for match
Users that are interested in match are comparing it to the libraries listed below
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last month
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated last month
- ☆41Updated 11 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆31Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- A co-design architecture on sparse attention☆52Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆27Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆120Updated 3 months ago
- ☆16Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆37Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆27Updated 2 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago