eml-eda / match
☆20Updated this week
Alternatives and similar repositories for match:
Users that are interested in match are comparing it to the libraries listed below
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆137Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated last month
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- Tool for optimize CNN blocking☆95Updated 5 years ago
- ☆39Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆127Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- ☆70Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆16Updated 3 weeks ago
- ☆28Updated 3 years ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ☆71Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆81Updated last month
- Simulator for BitFusion☆97Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated 2 months ago
- ☆23Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆133Updated this week
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated 3 weeks ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated 3 weeks ago