KULeuven-MICAS / snax-mlir
Driving Snax with MLIR
☆13Updated last week
Alternatives and similar repositories for snax-mlir:
Users that are interested in snax-mlir are comparing it to the libraries listed below
- ☆89Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- ☆42Updated this week
- A scalable High-Level Synthesis framework on MLIR☆245Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆92Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- IREE plugin repository for the AMD AIE accelerator☆79Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- EQueue Dialect☆40Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆125Updated 11 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- ☆40Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆45Updated last month
- Machine-Learning Accelerator System Exploration Tools☆145Updated this week
- CGRA Compilation Framework☆82Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆22Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- ☆54Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last month