KULeuven-MICAS / snax-mlirLinks
Driving Snax with MLIR
☆14Updated last week
Alternatives and similar repositories for snax-mlir
Users that are interested in snax-mlir are comparing it to the libraries listed below
Sorting:
- ☆44Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- ☆53Updated 2 months ago
- ☆100Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆35Updated 2 weeks ago
- ☆11Updated 4 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- ☆29Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆31Updated 4 years ago
- ☆59Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆15Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A scalable High-Level Synthesis framework on MLIR☆259Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- Machine-Learning Accelerator System Exploration Tools☆166Updated last week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆86Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆30Updated this week