KULeuven-MICAS / snax-mlir
Driving Snax with MLIR
☆14Updated this week
Alternatives and similar repositories for snax-mlir:
Users that are interested in snax-mlir are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- ☆49Updated last month
- ☆44Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated 3 weeks ago
- ☆26Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆64Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆29Updated 3 weeks ago
- ☆93Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆255Updated 11 months ago
- ☆39Updated 9 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆67Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 10 months ago
- EQueue Dialect☆40Updated 3 years ago
- This is a beginner-friendly tutorial on MLIR from the perspective of a user of MLIR, not a compiler engineer. This tutorial will introduc…☆13Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆11Updated 2 months ago
- Machine-Learning Accelerator System Exploration Tools☆158Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago