KULeuven-MICAS / snax-mlirLinks
Driving Snax with MLIR
☆14Updated this week
Alternatives and similar repositories for snax-mlir
Users that are interested in snax-mlir are comparing it to the libraries listed below
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆152Updated last week
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- ☆56Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- Allo: A Programming Model for Composable Accelerator Design☆247Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆102Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- ☆46Updated 2 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated last month
- Tool for optimize CNN blocking☆94Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated last month
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- ☆30Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- ☆31Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆55Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- PyTorch model to RTL flow for low latency inference☆128Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆122Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week