KULeuven-MICAS / snax-mlir
Driving Snax with MLIR
☆14Updated this week
Alternatives and similar repositories for snax-mlir
Users that are interested in snax-mlir are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆97Updated last week
- ☆44Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 3 weeks ago
- ☆51Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆32Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆25Updated 8 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆148Updated last month
- ☆31Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- A scalable High-Level Synthesis framework on MLIR☆258Updated last year
- ☆11Updated 3 months ago
- ☆27Updated 6 months ago
- IREE plugin repository for the AMD AIE accelerator☆94Updated this week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆127Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆110Updated this week
- ☆58Updated this week
- ☆15Updated last week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆33Updated 11 months ago
- Machine-Learning Accelerator System Exploration Tools☆161Updated 2 weeks ago
- ☆27Updated last week
- A hardware synthesis framework with multi-level paradigm☆38Updated 4 months ago