Coarse Grained Reconfigurable Array
☆20Feb 18, 2026Updated last month
Alternatives and similar repositories for iob-versat
Users that are interested in iob-versat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- a Python framework for managing embedded HW/SW projects☆21Feb 26, 2026Updated 3 weeks ago
- RISC-V System on Chip Template☆161Aug 18, 2025Updated 7 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 3 months ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- UART 16550 core☆39Jul 17, 2014Updated 11 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Oct 2, 2019Updated 6 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Apr 25, 2018Updated 7 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 10 months ago
- ☆20Nov 16, 2014Updated 11 years ago
- WebUSB FTDI Driver☆27Apr 8, 2023Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Getting dense reconstruction based on kinfu_large_scale and orbslam2.☆14Jun 27, 2017Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- A command that to read novel on terminal.☆10Sep 23, 2019Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- The closs platform shell of Nim, by Nim, for Nim☆11Dec 14, 2018Updated 7 years ago
- Nim wrapper for librdkafka☆10Dec 28, 2023Updated 2 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- libffi wrapper for Nim.☆15Aug 23, 2022Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- 激光雷达扫描软件，09年给科研团队编写的一款扫描软件。☆17Aug 10, 2014Updated 11 years ago
- ☆11Oct 25, 2021Updated 4 years ago
- nyat is cat clone. Written in nim.☆10Dec 6, 2018Updated 7 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago