Coarse Grained Reconfigurable Array Generator
☆20Jun 8, 2026Updated this week
Alternatives and similar repositories for iob-versat
Users that are interested in iob-versat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- a Python framework for managing embedded HW/SW projects☆21Updated this week
- RISC-V System on Chip Template☆163May 21, 2026Updated 3 weeks ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog Configurable Cache☆200Updated this week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆22Apr 25, 2018Updated 8 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Heterogenous ML accelerator☆22May 5, 2025Updated last year
- ☆20Nov 16, 2014Updated 11 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- A command that to read novel on terminal.☆10Sep 23, 2019Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- A high performance timer based on timerwheel for Nim.☆11Sep 2, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Nim wrapper for librdkafka☆10Dec 28, 2023Updated 2 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- 激光雷达扫描软件，09年给科研团队编写的一款扫描软件。☆17Aug 10, 2014Updated 11 years ago
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- ☆11Oct 25, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- nyat is cat clone. Written in nim.☆10Dec 6, 2018Updated 7 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- The closs platform shell of Nim, by Nim, for Nim☆12Dec 14, 2018Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 11 months ago
- Reinventing the wheel.☆15Oct 22, 2021Updated 4 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 12 years ago
- A from-scratch kernel that aims to be (nearly) fully ABI compatible with the Linux kernel userland☆18May 23, 2026Updated 2 weeks ago