IObundle / iob-versatLinks
Coarse Grained Reconfigurable Array
☆20Updated 2 weeks ago
Alternatives and similar repositories for iob-versat
Users that are interested in iob-versat are comparing it to the libraries listed below
Sorting:
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- ☆28Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆32Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆81Updated last year
- ☆69Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- The OpenPiton Platform☆28Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- An Open-Source Design and Verification Environment for RISC-V☆85Updated 4 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- DUTH RISC-V Microprocessor☆22Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆60Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆52Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Vector processor for RISC-V vector ISA☆131Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- BlackParrot on Zynq☆47Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- ☆79Updated 11 years ago