IObundle / iob-versatLinks
Coarse Grained Reconfigurable Array
☆20Updated last week
Alternatives and similar repositories for iob-versat
Users that are interested in iob-versat are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- BlackParrot on Zynq☆46Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆27Updated 5 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- DUTH RISC-V Microprocessor☆20Updated 9 months ago
- ☆97Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Vector processor for RISC-V vector ISA☆127Updated 4 years ago
- Platform Level Interrupt Controller☆42Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 7 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- ☆78Updated 10 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Modular Multi-ported SRAM-based Memory☆31Updated 10 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆25Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 2 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- ☆12Updated 3 weeks ago