Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy
☆42Oct 23, 2016Updated 9 years ago
Alternatives and similar repositories for 4-way-set-associative-cache-verilog
Users that are interested in 4-way-set-associative-cache-verilog are comparing it to the libraries listed below
Sorting:
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆14Dec 29, 2018Updated 7 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- ☆38Aug 12, 2015Updated 10 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- This is a code repo for previous projects in Digital Design & Verification☆18Jan 6, 2015Updated 11 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆36Mar 25, 2020Updated 5 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 5 years ago
- A custom 16-bit computer☆12Oct 17, 2018Updated 7 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- Bare-metal dynamic linker/loader/relocator for the ARM Cortex-M3 core using the FDPIC ABI.☆16Apr 26, 2017Updated 8 years ago
- AMBA bus generator including AXI, AHB, and APB☆120Jul 29, 2021Updated 4 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- internship☆10Sep 1, 2017Updated 8 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆148Dec 2, 2019Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆82Oct 8, 2020Updated 5 years ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago