a Python framework for managing embedded HW/SW projects
☆24Oct 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for py2hwsw
Users that are interested in py2hwsw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated last month
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated last month
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- An Open Source EDA Infracstructure and Tools from Netlist to GDS for ASIC Design.☆17Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated last year
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated 2 weeks ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆29Aug 12, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆67Updated this week
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- My dotfiles☆13Updated this week
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆25Jul 30, 2026Updated 3 months ago
- ☆22Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆94Apr 8, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 4 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- ☆21Sep 14, 2026Updated last month