a Python framework for managing embedded HW/SW projects
☆22Aug 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for py2hwsw
Users that are interested in py2hwsw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Coarse Grained Reconfigurable Array Generator☆21Jun 8, 2026Updated 2 months ago
- RISC-V System on Chip Template☆163Aug 26, 2026Updated last week
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Dec 22, 2025Updated 8 months ago
- Verilog Configurable Cache☆197Jun 10, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ☆37Sep 19, 2024Updated last year
- Fork of spirit2_free only for QualComm based processors.☆15Jan 17, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Equivalence checking with Yosys☆61Aug 5, 2026Updated 3 weeks ago
- WebUSB FTDI Driver☆28Apr 8, 2023Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- general-cores☆21Jul 16, 2025Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Jul 27, 2017Updated 9 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…