a Python framework for managing embedded HW/SW projects
☆24Sep 21, 2026Updated this week
Alternatives and similar repositories for py2hwsw
Users that are interested in py2hwsw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Coarse Grained Reconfigurable Array Generator☆21Updated this week
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 3 weeks ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ☆37Sep 19, 2024Updated 2 years ago
- Fork of spirit2_free only for QualComm based processors.☆15Jan 17, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Simple Tool Caller for llama.cpp☆11Aug 12, 2024Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Equivalence checking with Yosys☆64Sep 16, 2026Updated last week
- WebUSB FTDI Driver☆28Apr 8, 2023Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- general-cores☆21Jul 16, 2025Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆22Jul 27, 2017Updated 9 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- RTLMeter benchmark suite☆33Updated this week
- High Resolution Patches for the games Fallout 1 and 2.☆15Aug 23, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Dec 15, 2021Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 3 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆16Jun 20, 2024Updated 2 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago