a Python framework for managing embedded HW/SW projects
☆18Updated this week
Alternatives and similar repositories for py2hwsw
Users that are interested in py2hwsw are comparing it to the libraries listed below
Sorting:
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated last week
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- ☆20Jun 18, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆43Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated 3 weeks ago
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆31Feb 10, 2021Updated 5 years ago
- ☆37Sep 19, 2024Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- TOPPERSユーザーズフォーラム：ユーザのためのQ&Aおよび情報交換の場☆12Jun 16, 2022Updated 3 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Python interface for cross-calling with HDL☆47Updated this week
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Python distributed lock with mongodb backend☆13Jun 11, 2023Updated 2 years ago
- Fork of spirit2_free only for QualComm based processors.☆14Jan 17, 2020Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Comprehensive Pytest Cheatsheet☆15Mar 12, 2024Updated last year
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- ☆50Updated this week
- ☆10Feb 12, 2025Updated last year
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago