a Python framework for managing embedded HW/SW projects
☆21Feb 26, 2026Updated 3 weeks ago
Alternatives and similar repositories for py2hwsw
Users that are interested in py2hwsw are comparing it to the libraries listed below
Sorting:
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- RISC-V System on Chip Template☆161Aug 18, 2025Updated 7 months ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- ☆37Sep 19, 2024Updated last year
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Fork of spirit2_free only for QualComm based processors.☆14Jan 17, 2020Updated 6 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- WebUSB FTDI Driver☆27Apr 8, 2023Updated 2 years ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Simple Tool Caller for llama.cpp☆11Aug 12, 2024Updated last year
- ☆23Jun 23, 2024Updated last year
- general-cores☆21Jul 16, 2025Updated 8 months ago
- ☆20Jun 18, 2022Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Go package to minify JavaScript, which is a direct port of Douglas Crockford's JSMin☆21Nov 4, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- High Resolution Patches for the games Fallout 1 and 2.☆14Aug 23, 2022Updated 3 years ago
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆31Feb 10, 2021Updated 5 years ago
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- ☆28Dec 15, 2021Updated 4 years ago
- C++ to OpenCL C Source-to-source Translation☆13Feb 15, 2014Updated 12 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Use js-style brackets instead of indentation☆22Apr 28, 2018Updated 7 years ago