IObundle / iob-picorv32
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
☆13Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for iob-picorv32
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 3 weeks ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- AXI X-Bar☆19Updated 4 years ago
- ☆16Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆44Updated 3 months ago
- Verilog behavioral description of various memories☆30Updated 2 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Hardware Description Language Translator☆14Updated last week
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- Simple runtime for Pulp platforms☆34Updated last week
- ☆32Updated last week
- AXI4 with a FIFO integrated with VIP☆15Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆61Updated 7 months ago
- The multi-core cluster of a PULP system.☆56Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Generic Register Interface (contains various adapters)☆99Updated last month
- APB Timer Unit☆11Updated 11 months ago
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- Network on Chip for MPSoC☆25Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- ☆73Updated 9 months ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆18Updated 5 years ago