IOb_SoC version of the Picorv32 RISC-V Verilog IP core
☆14Dec 22, 2025Updated 3 months ago
Alternatives and similar repositories for iob-picorv32
Users that are interested in iob-picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated last month
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- a Python framework for managing embedded HW/SW projects☆21Feb 26, 2026Updated last month
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V System on Chip Template☆161Aug 18, 2025Updated 7 months ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated 2 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- I2C driver (bare metal) for Freescale Kinetis microcontrollers, uses the Bus Pirate convention. ➡️☆10Feb 10, 2021Updated 5 years ago
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- a C implementation of Simon Cooke's bipbuffer☆18Aug 11, 2017Updated 8 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- ROFS is the Read-Only File System for FUSE. You can mount it over any filesystem that Linux can mount.☆20Oct 30, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Fork of spirit2_free only for QualComm based processors.☆14Jan 17, 2020Updated 6 years ago
- mbed-os port of LittleVGL☆14May 15, 2020Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- Official Repository of Finite Loop Club website.☆14Aug 20, 2024Updated last year
- Simple Tool Caller for llama.cpp☆11Aug 12, 2024Updated last year
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Go package to minify JavaScript, which is a direct port of Douglas Crockford's JSMin☆21Nov 4, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- [ICML 2022 Spotlight] Finding the Task-Optimal Low-Bit Sub-Distribution in Deep Neural Networks☆11May 21, 2023Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- ☆17Jun 7, 2017Updated 8 years ago
- High Resolution Patches for the games Fallout 1 and 2.