IOb_SoC version of the Picorv32 RISC-V Verilog IP core
☆15Sep 21, 2026Updated this week
Alternatives and similar repositories for iob-picorv32
Users that are interested in iob-picorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated last week
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- a Python framework for managing embedded HW/SW projects☆24Updated this week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 3 weeks ago
- Verilog Configurable Cache☆197Updated this week
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆30Sep 4, 2026Updated 2 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- I2C driver (bare metal) for Freescale Kinetis microcontrollers, uses the Bus Pirate convention. ➡️☆10Feb 10, 2021Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- a C implementation of Simon Cooke's bipbuffer☆19Aug 11, 2017Updated 9 years ago
- Official Repository of Finite Loop Club website.☆14Aug 20, 2024Updated 2 years ago
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- mbed-os port of LittleVGL☆14May 15, 2020Updated 6 years ago
- Fork of spirit2_free only for QualComm based processors.☆15Jan 17, 2020Updated 6 years ago
- Simple Tool Caller for llama.cpp☆11Aug 12, 2024Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- ROFS is the Read-Only File System for FUSE. You can mount it over any filesystem that Linux can mount.☆21Oct 30, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- KiCad library for all of my projects☆20Apr 26, 2026Updated 4 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- [ICML 2022 Spotlight] Finding the Task-Optimal Low-Bit Sub-Distribution in Deep Neural Networks☆11May 21, 2023Updated 3 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- High Resolution Patches for the games Fallout 1 and 2.☆15Aug 23, 2022Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆17Apr 28, 2018Updated 8 years ago
- ☆17Jun 7, 2017Updated 9 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Arch-Net: Model Distillation for Architecture Agnostic Model Deployment☆23Nov 4, 2021Updated 4 years ago
- Extract transaction data from RBC e-statements 💰☆27Jun 8, 2024Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆13Sep 8, 2017Updated 9 years ago