IObundle / iob-picorv32Links
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
☆13Updated 4 months ago
Alternatives and similar repositories for iob-picorv32
Users that are interested in iob-picorv32 are comparing it to the libraries listed below
Sorting:
- APB Logic☆18Updated 7 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆16Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- Simple single-port AXI memory interface☆42Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 6 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A Barrel design of RV32I☆22Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆33Updated 2 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Updated 3 years ago
- ☆59Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- PCI Express controller model☆59Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago