IObundle / iob-picorv32View external linksLinks
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
☆14Dec 22, 2025Updated last month
Alternatives and similar repositories for iob-picorv32
Users that are interested in iob-picorv32 are comparing it to the libraries listed below
Sorting:
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated 11 months ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- Coarse Grained Reconfigurable Array☆20Dec 17, 2025Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Verilog Configurable Cache☆192Jan 28, 2026Updated 2 weeks ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 5 months ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Fork of spirit2_free only for QualComm based processors.☆14Jan 17, 2020Updated 6 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 8 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆56Updated this week
- Some learning materials, notes and scripts about the programming and security of microcontroller.☆15Mar 15, 2022Updated 3 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 10 months ago
- SystemVerilog file list pruner☆16Updated this week
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 2 years ago
- ☆16Dec 25, 2024Updated last year
- [ICML 2022 Spotlight] Finding the Task-Optimal Low-Bit Sub-Distribution in Deep Neural Networks☆11May 21, 2023Updated 2 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- Official Repository of Finite Loop Club website.☆14Aug 20, 2024Updated last year
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆19Nov 20, 2025Updated 2 months ago
- ☆12Jan 23, 2026Updated 3 weeks ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Code of the paper: Debiasing Meta-Gradient Reinforcement Learning by Learning the Outer Value Function☆13Nov 22, 2022Updated 3 years ago
- A curated list of awesome Molecular Modeling And Drug Discovery 🔥☆11Jul 21, 2022Updated 3 years ago