IObundle / iob-picorv32
IOb_SoC version of the Picorv32 RISC-V Verilog IP core
☆13Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for iob-picorv32
- Simple single-port AXI memory interface☆36Updated 5 months ago
- SystemVerilog modules and classes commonly used for verification☆44Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆36Updated last month
- AXI X-Bar☆19Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- ☆16Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- Generic Register Interface (contains various adapters)☆100Updated last month
- Verilog behavioral description of various memories☆30Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- RISC-V System on Chip Template☆153Updated last week
- Reconfigurable Binary Engine☆15Updated 3 years ago
- ☆57Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆17Updated 12 years ago
- a Python framework for managing embedded HW/SW projects☆9Updated this week
- Facilitates building open source tools for working with hardware description languages (HDLs)☆62Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 6 months ago
- Simple runtime for Pulp platforms☆36Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆63Updated 7 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆18Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- Hardware Description Language Translator☆15Updated 3 weeks ago
- Running Linux on IOb-SoC-OpenCryptoHW☆13Updated 3 months ago