Running Linux on IOb-SoC-OpenCryptoHW
☆15Aug 15, 2024Updated last year
Alternatives and similar repositories for iob-soc-opencryptolinux
Users that are interested in iob-soc-opencryptolinux are comparing it to the libraries listed below
Sorting:
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated 2 weeks ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- Verilog Configurable Cache☆192Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- UART 16550 core☆38Jul 17, 2014Updated 11 years ago
- Fork of spirit2_free only for QualComm based processors.☆14Jan 17, 2020Updated 6 years ago
- Tool for loading and testing native shaders translated from crosstl☆13Dec 15, 2024Updated last year
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Computer Systems Lab☆11Oct 16, 2025Updated 4 months ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Lightweight web service clients in the WasmEdge Runtime using the Rust reqwest framework☆12Feb 6, 2026Updated 3 weeks ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- An example repo for generating python bindings with cppyy.☆14Nov 19, 2019Updated 6 years ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆15Nov 3, 2025Updated 4 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆17Nov 15, 2022Updated 3 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- Program memory visualizer for GDB/LLDB (bachelor thesis)☆12Apr 17, 2016Updated 9 years ago
- Simple Tool Caller for llama.cpp☆11Aug 12, 2024Updated last year
- Linux development repository for socfpga☆14Feb 25, 2026Updated last week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- 10" Minirack components☆19Jan 5, 2026Updated 2 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- MESIF cache coherency protocol for the GEM5 simulator☆15Jun 2, 2016Updated 9 years ago
- A framework for managing daemons from Haskell and libraries for use with postgresql and nix☆23Aug 7, 2025Updated 6 months ago
- Side Channel Attack: Differential Power Analysis (DPA) on AES encryption algorithm to deduce secret keys☆12Mar 5, 2018Updated 7 years ago
- ☆15May 8, 2018Updated 7 years ago