IObundle / iob-soc-opencryptolinuxLinks
Running Linux on IOb-SoC-OpenCryptoHW
☆14Updated last year
Alternatives and similar repositories for iob-soc-opencryptolinux
Users that are interested in iob-soc-opencryptolinux are comparing it to the libraries listed below
Sorting:
- ☆110Updated last month
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆12Updated 9 months ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated last month
- RISC-V System on Chip Template☆159Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated last week
- A Fast, Low-Overhead On-chip Network☆251Updated last week
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Updated 2 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆52Updated 3 weeks ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Updated 4 years ago
- ☆32Updated 3 weeks ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last week
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆39Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Verilog Configurable Cache☆187Updated 2 weeks ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆22Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆183Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆38Updated 3 months ago
- Platform Level Interrupt Controller☆43Updated last year