IObundle / iob-soc-opencryptolinux
Running Linux on IOb-SoC-OpenCryptoHW
☆13Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for iob-soc-opencryptolinux
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆11Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 7 months ago
- Coarse Grained Reconfigurable Array☆19Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- ☆73Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆20Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- Python Tool for UVM Testbench Generation☆49Updated 5 months ago
- ☆42Updated 8 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated last week
- SystemVerilog modules and classes commonly used for verification☆44Updated 3 months ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- Repository gathering basic modules for CDC purpose☆50Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- ☆26Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 7 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆140Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated this week
- Asynchronous fifo in verilog☆32Updated 8 years ago