Alternatives and similar repositories for env-xs-ov-00-bpu

Users that are interested in env-xs-ov-00-bpu are comparing it to the libraries listed below

• OSCPU / yosys-sta
  ☆82Updated 5 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆68Updated last week
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆31Updated last week
• OSCPU / ysyxSoC
  ☆86Updated last week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆208Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆180Updated 11 months ago
• XS-MLVP / UnityChipForXiangShan
  Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
  ☆42Updated last week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆156Updated this week
• OSCPU / chisel-playground
  ☆67Updated 7 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆52Updated 3 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 5 months ago
• XS-MLVP / toffee
  A framework for building hardware verification platform using software method
  ☆28Updated 2 weeks ago
• DawnCarol / DawnCarol
  ☆206Updated 5 months ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• OpenXiangShan / GEM5
  ☆101Updated this week
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆164Updated 3 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆25Updated 4 months ago
• RV-BOSC / OpenNoC
  ☆195Updated 2 months ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆67Updated last year
• Yawei-Ding / ysyx_riscv64_cpu
  ☆70Updated 2 years ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆210Updated last month
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated this week
• OpenXiangShan / gsim
  ☆53Updated 2 weeks ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last week
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆28Updated 3 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 2 years ago
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆66Updated this week
• OSCPU / ysyx-workbench
  ☆156Updated last week
• RoyanTuscano / -TAGE-based-Predictor-Verilog-Code
  Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
  ☆21Updated 7 years ago