XS-MLVP / env-xs-ov-00-bpu

Related projects ⓘ

Alternatives and complementary repositories for env-xs-ov-00-bpu

• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆116Updated last month
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆118Updated this week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆176Updated 2 weeks ago
• RV-BOSC / OpenNoC
  ☆62Updated 3 months ago
• OSCPU / chisel-playground
  ☆56Updated 4 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆46Updated 2 years ago
• OSCPU / yosys-sta
  ☆43Updated 4 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆31Updated this week
• ysyx-ta / ysyx-summer-readings
  ☆60Updated 3 months ago
• OpenXiangShan / GEM5
  ☆65Updated this week
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆25Updated 7 months ago
• chipsalliance / t1
  ☆119Updated this week
• Yawei-Ding / ysyx_riscv64_cpu
  ☆52Updated last year
• OpenXiangShan / XS-Verilog-Library
  ☆36Updated 2 years ago
• XS-MLVP / toffee
  a framework for building hardware verification platform using software method
  ☆12Updated this week
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 8 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆69Updated last year
• JamesAslan / MicroArchBench
  ☆51Updated 3 weeks ago
• OSCPU / ysyx-workbench
  ☆119Updated 2 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆31Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆162Updated 3 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆45Updated 10 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆23Updated this week
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆55Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆45Updated 11 months ago
• OSCPU / ysyx-exam
  ☆20Updated 11 months ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated 2 weeks ago