XS-MLVP / env-xs-ov-00-bpuLinks
香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境
☆30Updated last year
Alternatives and similar repositories for env-xs-ov-00-bpu
Users that are interested in env-xs-ov-00-bpu are comparing it to the libraries listed below
Sorting:
- ☆90Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆220Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Pick your favorite language to verify your chip.☆77Updated last week
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- ☆92Updated 4 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Updated 2 months ago
- Documentation for XiangShan Design☆40Updated 2 weeks ago
- ☆123Updated this week
- ☆70Updated 11 months ago
- Run rocket-chip on FPGA☆77Updated 2 months ago
- ☆219Updated 7 months ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆161Updated 11 months ago
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆224Updated 2 months ago
- ☆66Updated last year
- ☆47Updated 3 years ago
- ☆64Updated 3 years ago
- 开放验证平台NutShell Cache验证案例☆11Updated last month
- Open source high performance IEEE-754 floating unit☆89Updated last year
- ☆32Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- A framework for building hardware verification platform using software method☆32Updated last month
- ☆214Updated last month
- XiangShan Frontend Develop Environment☆68Updated last week
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago