XS-MLVP / env-xs-ov-00-bpuLinks
香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境
☆29Updated 10 months ago
Alternatives and similar repositories for env-xs-ov-00-bpu
Users that are interested in env-xs-ov-00-bpu are comparing it to the libraries listed below
Sorting:
- ☆78Updated 4 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- Pick your favorite language to verify your chip.☆64Updated this week
- A framework for building hardware verification platform using software method☆25Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Documentation for XiangShan Design☆29Updated last month
- ☆86Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆67Updated 6 months ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- ☆202Updated 4 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆38Updated this week
- ☆97Updated this week
- ☆66Updated last year
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- ☆184Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- ☆70Updated 2 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- ☆42Updated 3 years ago
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- XiangShan Frontend Develop Environment☆64Updated this week
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 3 months ago
- data preprocessing scripts for gem5 output☆19Updated 2 months ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago