XS-MLVP / env-xs-ov-00-bpu
香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
☆22Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for env-xs-ov-00-bpu
- 体系结构研讨 + ysyx高阶大纲 (WIP☆114Updated 3 weeks ago
- ☆76Updated 2 months ago
- ☆42Updated 3 months ago
- ☆61Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆116Updated this week
- ☆66Updated this week
- Pick your favorite language to verify your chip.☆30Updated 2 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆172Updated last week
- a framework for building hardware verification platform using software method☆11Updated this week
- ☆56Updated 3 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- A Study of the SiFive Inclusive L2 Cache☆43Updated 10 months ago
- ☆36Updated 2 years ago
- ☆60Updated 3 months ago
- ☆46Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆54Updated 2 years ago
- Open-source high-performance RISC-V processor☆23Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆21Updated 8 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- ☆119Updated this week
- ☆63Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- ☆118Updated 2 months ago
- Run rocket-chip on FPGA☆60Updated 4 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆74Updated 4 years ago
- ☆20Updated last year
- ☆31Updated last year