Alternatives and similar repositories for env-xs-ov-00-bpu

Users that are interested in env-xs-ov-00-bpu are comparing it to the libraries listed below

• OSCPU / ysyxSoC
  ☆91Updated 3 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆74Updated this week
• OSCPU / yosys-sta
  ☆89Updated last month
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆54Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆217Updated last month
• OSCPU / chisel-playground
  ☆69Updated 11 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆166Updated last week
• DawnCarol / microarch
  ☆214Updated last week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆193Updated last year
• OpenXiangShan / GEM5
  ☆122Updated last week
• XS-MLVP / UnityChipForXiangShan
  Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor
  ☆46Updated last month
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• RV-BOSC / OpenNoC
  ☆215Updated 6 months ago
• XS-MLVP / Example-NutShellCache
  开放验证平台NutShell Cache验证案例
  ☆11Updated last month
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆223Updated last month
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆38Updated this week
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆156Updated 10 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆180Updated 3 years ago
• OpenXiangShan / XS-Verilog-Library
  ☆47Updated 3 years ago
• lizhirui / DreamCore
  ☆64Updated 3 years ago
• CherrySprings / CherrySprings
  ☆19Updated 2 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆138Updated 3 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last month
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆68Updated last week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆32Updated 8 months ago
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆134Updated 10 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆72Updated last year
• Yawei-Ding / ysyx_riscv64_cpu
  ☆72Updated 2 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 4 years ago