XS-MLVP / env-xs-ov-00-bpuLinks
香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境
☆29Updated last year
Alternatives and similar repositories for env-xs-ov-00-bpu
Users that are interested in env-xs-ov-00-bpu are comparing it to the libraries listed below
Sorting:
- ☆86Updated this week
- ☆89Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆214Updated 5 months ago
- Pick your favorite language to verify your chip.☆72Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆186Updated last year
- Modern co-simulation framework for RISC-V CPUs☆159Updated this week
- ☆111Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆204Updated 4 months ago
- ☆209Updated 7 months ago
- Documentation for XiangShan Design☆35Updated 3 weeks ago
- ☆67Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆45Updated 2 weeks ago
- Collect some IC textbooks for learning.☆169Updated 3 years ago
- ☆68Updated 9 months ago
- A Study of the SiFive Inclusive L2 Cache☆69Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆218Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 5 months ago
- ☆45Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 9 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- A framework for building hardware verification platform using software method☆29Updated last month
- ☆70Updated 2 years ago
- ☆64Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆156Updated 2 weeks ago
- XiangShan Frontend Develop Environment☆68Updated 2 weeks ago
- ☆62Updated last month
- ☆18Updated 2 years ago