香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境
☆31Oct 20, 2024Updated last year
Alternatives and similar repositories for env-xs-ov-00-bpu
Users that are interested in env-xs-ov-00-bpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 7 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆49May 12, 2026Updated 2 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- A word hashing method based on vectors of letter n-grams. Currently transforms text into sequences of numbers.☆10Feb 27, 2018Updated 8 years ago
- Ventus GPGPU develop environment☆16Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Pick your favorite language to verify your chip.☆91Updated this week
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- ☆12Sep 18, 2024Updated last year
- ☆12Jan 21, 2026Updated 6 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- A switch joycon stick manager app for android☆18Dec 4, 2023Updated 2 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- ☆13Sep 9, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆12Updated this week
- ☆45Oct 7, 2023Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Using TVM to depoly Transformer on CPU and GPU☆11Aug 25, 2021Updated 4 years ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 5 months ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 3 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆33Mar 31, 2025Updated last year
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- ☆15Dec 3, 2020Updated 5 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year