CMU-SAFARI / Pythia-HDLLinks
Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, please read the paper that appeared in MICRO 2021 by Bera et al. (https://arxiv.org/pdf/2109.12021.pdf).
☆17Updated 3 years ago
Alternatives and similar repositories for Pythia-HDL
Users that are interested in Pythia-HDL are comparing it to the libraries listed below
Sorting:
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- ☆17Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆41Updated 8 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆34Updated 5 months ago
- ☆18Updated last month
- ☆46Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 3 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆17Updated 5 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆64Updated 2 years ago
- ☆93Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago