CMU-SAFARI / Pythia-HDL
Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, please read the paper that appeared in MICRO 2021 by Bera et al. (https://arxiv.org/pdf/2109.12021.pdf).
☆13Updated 3 years ago
Alternatives and similar repositories for Pythia-HDL:
Users that are interested in Pythia-HDL are comparing it to the libraries listed below
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 4 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- ☆30Updated last month
- ☆40Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆25Updated last year
- ☆17Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆26Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- ☆14Updated 2 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- ☆15Updated 2 years ago
- ☆13Updated 2 years ago
- ☆26Updated 5 years ago
- A Toy-Purpose TPU Simulator☆18Updated 11 months ago