luckyfan-cs / Template-of-HKUST-GZ-Thesis
☆38Updated 2 months ago
Related projects: ⓘ
- ☆27Updated 8 months ago
- Facilitating selective network routing for Ivanti-connected devices to a school's network, using port forwarding for enhanced access cont…☆10Updated 5 months ago
- ☆24Updated 3 weeks ago
- The official implementation of WSDM'24 paper <DeSCo: Towards Generalizable and Scalable Deep Subgraph Counting>☆15Updated 6 months ago
- ☆14Updated 9 months ago
- Course Material for the UG Course COMP4901Y☆46Updated 4 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆18Updated 6 months ago
- The official code for DATE'23 paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆20Updated last month
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆64Updated 3 weeks ago
- A Python Graph Matching Toolkit.☆291Updated 3 months ago
- ViTALiTy (HPCA'23) Code Repository☆18Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆10Updated 4 months ago
- My personal homepage☆55Updated this week
- ☆30Updated last week
- Rotation and Permutation for Advanced Outlier Management and Efficient Quantization of LLMs☆24Updated last week
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆23Updated last year
- ☆22Updated this week
- [CVPR 2024] On the Road to Portability: Compressing End-to-End Motion Planner for Autonomous Driving☆121Updated 5 months ago
- The official implementation of the DAC 2024 paper GQA-LUT☆10Updated last week
- Accelerating Exact Constrained Shortest Paths on GPUs☆14Updated 3 years ago
- PyTorch-Based Fast and Efficient Processing for Various Machine Learning Applications with Diverse Sparsity☆95Updated last month
- ☆9Updated 3 weeks ago
- An open-source benchmark for generating design RTL with natural language☆59Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆88Updated last year
- ☆114Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- ☆14Updated this week
- ☆67Updated 3 weeks ago
- This is a repo to store circuit design datasets☆15Updated 8 months ago