hkustgz-zhang-lab / HW-Formal-PaperView external linksLinks
Recent papers related to hardware formal verification.
☆76Sep 20, 2023Updated 2 years ago
Alternatives and similar repositories for HW-Formal-Paper
Users that are interested in HW-Formal-Paper are comparing it to the libraries listed below
Sorting:
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Hardware Formal Verification Tool☆87Feb 10, 2026Updated last week
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- Collection of resources for research concerning Machine Learning and Formal Methods.☆97Dec 21, 2021Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- ☆21Feb 10, 2026Updated last week
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".☆17Oct 17, 2022Updated 3 years ago
- Tool for automatically inferring inductive invariants of distributed protocols.☆21Jan 19, 2026Updated 3 weeks ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated last month
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- ☆20Jun 12, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Information about verification tools. Browse the data at https://slebok.github.io/proverb/☆31Dec 9, 2023Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆15Oct 3, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- A framework to ease parallelization of sequential SAT solvers☆30Jan 14, 2026Updated last month
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated last month
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆20Jan 19, 2023Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆25Mar 1, 2023Updated 2 years ago