hehaodele / circuit-gnn
[ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/
☆90Updated last year
Related projects: ⓘ
- ☆53Updated last year
- ☆14Updated 3 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆95Updated last year
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆34Updated last year
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆132Updated 8 months ago
- ☆16Updated 2 years ago
- Analog Placement Quality Prediction☆17Updated last year
- ☆15Updated last week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆37Updated last year
- The release for ICML 2023 paper☆29Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆107Updated last month
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆100Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- ☆10Updated last year
- ☆45Updated 3 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆118Updated 3 months ago
- GNN-RE datasets for circuit recognition☆37Updated last year
- Implementation of NeurIPS 2021 paper "On Joint Learning for Solving Placement and Routing in Chip Design" & NeurIPS 2022 paper "The Polic…☆195Updated 3 months ago
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆27Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆9Updated last year
- just checking☆13Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆24Updated last year
- ☆36Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆48Updated 2 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆10Updated 5 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆16Updated last week
- Simple Python interface for ABC☆21Updated last year