Alternatives and similar repositories for circuit-gnn

Users that are interested in circuit-gnn are comparing it to the libraries listed below

• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆58Updated last year
• laiyao1 / MaskPlace
  ☆66Updated last year
• baloneymath / AncstrGNN
  ☆16Updated 4 years ago
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆111Updated last year
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆54Updated 2 months ago
• PKUterran / NetlistGNN
  ☆43Updated 2 years ago
• laiyao1 / ChiPFormer
  The release for ICML 2023 paper
  ☆47Updated 11 months ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• kouroshHakha / bagnet_ngspice
  ☆16Updated 3 years ago
• MIRALab-USTC / AI4EDA-EfficientPlace
  This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
  ☆25Updated 6 months ago
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆46Updated 2 years ago
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆39Updated last month
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆21Updated 2 years ago
• CODA-Team / AnalogGym
  ☆44Updated this week
• laiyao1 / AnalogCoder
  ☆57Updated 2 months ago
• Thinklab-SJTU / awesome-ai4eda
  Awesome Artificial Intelligence for Electronic Design Automation Papers.
  ☆173Updated last year
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆128Updated 7 months ago
• thu-nics / awesome_ai4eda
  ☆268Updated 4 years ago
• kouroshHakha / circuit-fewshot-code
  ☆12Updated 2 years ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆55Updated 3 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆22Updated 3 years ago
• dekura / LLANA
  LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
  ☆19Updated 7 months ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆14Updated 2 years ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated 2 years ago
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated 9 months ago
• AMS-Net / ams-net.github.io
  ☆29Updated 11 months ago
• Alaya-in-Matrix / MACE
  code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"
  ☆27Updated 6 years ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last week
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆113Updated 2 years ago