☆13Jan 10, 2023Updated 3 years ago
Alternatives and similar repositories for NetA
Users that are interested in NetA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Oct 25, 2026Updated 2 weeks ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- GNN-RE datasets for circuit recognition☆63May 16, 2023Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Jul 1, 2025Updated last year
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated 2 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated 2 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆76May 14, 2025Updated last year
- Certify Model Checking Witnesses in AIGER☆14Updated this week
- A collection of BadUSB scripts for the PwnPi & PwnPi A.L.O.A.☆14Nov 14, 2024Updated last year
- QR designer web app with a novel method of designing qr codes that does not take advantage of error correction☆11Sep 24, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Control a TEA5767 fm radio with your Flipper Zero☆11Apr 26, 2023Updated 3 years ago
- ☆18Dec 30, 2023Updated 2 years ago
- ☆11Feb 5, 2023Updated 3 years ago
- ☆23Mar 12, 2026Updated 7 months ago
- A Complete Build Guide for the PwnPi A.L.O.A with OLED screen. In my opinion the best 'BadUSB' tool!☆12Jul 1, 2023Updated 3 years ago
- A toolchain to make beautiful Beamer presentations without fussing with LaTeX.☆12May 3, 2011Updated 15 years ago
- N.E.O.N. Architecture — Open source GPU RTL in Verilog. Token dataflow, hardware ray tracing, frame generation. First silicon target: 28n…☆24Jun 14, 2026Updated 4 months ago
- Repository to store all design and testbench files for Senior Design☆23Apr 16, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- implementation of opencv sgbm(disparity map extract) on FPGA☆14Oct 27, 2021Updated 5 years ago
- ☆13Aug 20, 2021Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆18May 12, 2026Updated 5 months ago
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 9 years ago
- This repo is for ASPLOS 2025 artifact evaluation☆13Oct 3, 2026Updated last month
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- USTC_CA_2021Spring 中科大 计算机体系结构☆21Jun 15, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆42Jul 1, 2023Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 6 years ago
- ☆17Feb 9, 2022Updated 4 years ago
- ☆27Feb 19, 2026Updated 8 months ago
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆21Sep 27, 2026Updated last month