Alternatives and similar repositories for NetlistGNN

Users that are interested in NetlistGNN are comparing it to the libraries listed below

• laiyao1 / ChiPFormer
  The release for ICML 2023 paper
  ☆48Updated last year
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆56Updated 3 months ago
• sorarain / RoutePlacer
  ☆13Updated 11 months ago
• Thinklab-SJTU / awesome-ai4eda
  Awesome Artificial Intelligence for Electronic Design Automation Papers.
  ☆175Updated last year
• laiyao1 / MaskPlace
  ☆67Updated last year
• MIRALab-USTC / AI4EDA-EfficientPlace
  This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
  ☆26Updated 7 months ago
• kkunal1408 / GANA_circuit_data
  just checking
  ☆16Updated 2 years ago
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆157Updated last week
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆23Updated 3 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆130Updated 8 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆76Updated 10 months ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆47Updated 2 years ago
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆41Updated 2 months ago
• CMACH508 / DeepTH
  ☆15Updated last year
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆45Updated 2 weeks ago
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆22Updated 10 months ago
• TILOS-AI-Institute / DEHNN
  Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation
  ☆10Updated 5 months ago
• cure-lab / DeepGate2
  ☆15Updated 2 years ago
• hehaodele / circuit-gnn
  [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/
  ☆109Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆39Updated last year
• dekura / LLANA
  LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
  ☆19Updated 7 months ago
• MIRALab-USTC / AI4LogicSynthesis-PruneX
  ☆10Updated last year
• lamda-bbo / WireMask-BBO
  Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"
  ☆25Updated last month
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated 2 years ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆59Updated last year
• alanminko / iwls2023-ls-contest
  Problems and Results of IWLS 2023 Programming Contest
  ☆17Updated 2 months ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆69Updated 3 weeks ago
• lilasrahis / GNN4REL
  Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022
  ☆20Updated 2 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆14Updated 2 years ago