☆50Jul 6, 2023Updated 2 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 2 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆11Mar 2, 2025Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14Mar 13, 2026Updated last month
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆100Mar 29, 2024Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆35Jan 20, 2025Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Automated Repair of Verilog Hardware Descriptions☆38Jan 16, 2025Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆41Nov 29, 2025Updated 4 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆31Apr 23, 2024Updated last year
- ☆25Feb 19, 2026Updated last month
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Machine Learning for Healthcare☆10Mar 28, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Oct 15, 2021Updated 4 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆24Jun 9, 2025Updated 10 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- An advanced circuit-based sat solver☆37Feb 24, 2025Updated last year
- AXI Formal Verification IP☆23Apr 28, 2021Updated 4 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- 电子书☆14Mar 16, 2015Updated 11 years ago
- A Multi-Resolution Mutual Learning Network for Multi-Label ECG Classification☆12Mar 14, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆38Mar 23, 2026Updated 3 weeks ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆57Oct 28, 2024Updated last year