AICPS / hw2vecLinks
☆46Updated 2 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below
Sorting:
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- ☆29Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Updated 3 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- ☆17Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- ☆54Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- DATC RDF☆50Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 2 weeks ago
- ☆77Updated this week
- ☆20Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆71Updated 5 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆16Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 7 months ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- ☆15Updated 2 months ago
- Machine Learning Techniques for Hardware Trojan Detection☆27Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago