☆53Jul 6, 2023Updated 3 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆24Oct 3, 2023Updated 2 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- ☆11Mar 2, 2025Updated last year
- GNN-RE datasets for circuit recognition☆60May 16, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- ☆13Jul 5, 2026Updated last month
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- ☆15Jul 7, 2020Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆27Apr 14, 2026Updated 4 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A CUDA accelerated utility for using HyperLogLog's for cardinality estimation☆19Dec 26, 2012Updated 13 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- The example codes discussed in the course are available here.☆18May 4, 2021Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Code and data for the ACM CIKM 2022 paper "Rank List Sensitivity of Recommender Systems to Interaction Perturbations"☆10Aug 16, 2022Updated 4 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Machine Learning for Healthcare☆10Mar 28, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- ☆25Feb 19, 2026Updated 5 months ago
- ☆18Nov 9, 2022Updated 3 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- Digital Design Equivalence Checking☆100Updated this week
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago