☆48Jul 6, 2023Updated 2 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below
Sorting:
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- ☆13Feb 10, 2026Updated 3 weeks ago
- ☆30Apr 23, 2024Updated last year
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆15May 24, 2023Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆18Jul 11, 2021Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆19Jul 12, 2024Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆20Jan 19, 2023Updated 3 years ago