AICPS / hw2vecLinks
☆46Updated 2 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below
Sorting:
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆29Updated 3 years ago
- ☆28Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- ☆17Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- ☆20Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆137Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆71Updated 2 weeks ago
- ☆16Updated 2 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆27Updated 5 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 4 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- ☆55Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆43Updated last year
- An open-source benchmark for generating design RTL with natural language☆148Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆65Updated 6 months ago
- ☆191Updated last year
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- ☆17Updated 7 months ago
- ☆31Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- ☆77Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 6 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆33Updated 7 months ago
- ☆16Updated 7 years ago