☆56Jul 6, 2023Updated 3 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- GNN-RE datasets for circuit recognition☆63May 16, 2023Updated 3 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 3 years ago
- ☆27Apr 14, 2026Updated 6 months ago
- ☆11Mar 2, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 6 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆11Jul 30, 2019Updated 7 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆28Aug 28, 2026Updated 2 months ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction (DAC 2022). Open source code available at https://gi…☆10Mar 22, 2023Updated 3 years ago
- ☆13Jul 3, 2020Updated 6 years ago
- ☆16Sep 14, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆96May 7, 2024Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆40Jan 16, 2025Updated last year
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 3 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated last year
- ☆31Apr 23, 2024Updated 2 years ago
- AI hardware engineer☆13Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- ☆13Jul 5, 2026Updated 4 months ago
- ☆19May 24, 2023Updated 3 years ago
- An Extensible Framework for Hardware Verification and Debugging☆17Sep 14, 2022Updated 4 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- ☆17Mar 23, 2026Updated 7 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆25Jul 19, 2025Updated last year
- Tools for working with circuits as graphs in python☆132Nov 17, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- ☆10May 21, 2021Updated 5 years ago
- Various Arduino sketches☆15Jan 24, 2017Updated 9 years ago