AICPS / hw2vecLinks
☆47Updated 2 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below
Sorting:
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Updated 3 years ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Machine Learning Techniques for Hardware Trojan Detection☆27Updated 5 years ago
- ☆29Updated last year
- ☆59Updated 7 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- DATC RDF☆50Updated 5 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆27Updated 7 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 5 years ago
- ☆17Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- ☆78Updated 2 weeks ago
- ☆14Updated 5 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆74Updated 6 months ago
- ☆20Updated 3 years ago
- Hardware Formal Verification☆17Updated 5 years ago
- C++ and Verilog to implement AES128☆24Updated 7 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- Tools for working with circuits as graphs in python☆127Updated 2 years ago
- Datasets for EDA LLM research☆35Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago