☆48Jul 6, 2023Updated 2 years ago
Alternatives and similar repositories for hw2vec
Users that are interested in hw2vec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆11Mar 2, 2025Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- ☆14Mar 13, 2026Updated last week
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆41Nov 29, 2025Updated 3 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆31Apr 23, 2024Updated last year
- ☆25Feb 19, 2026Updated last month
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- The example codes discussed in the course are available here.☆18May 4, 2021Updated 4 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 9 months ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Machine Learning for Healthcare☆10Mar 28, 2020Updated 5 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- 电子书☆14Mar 16, 2015Updated 11 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated last year
- Q-HEART: ECG Question Answering via Knowledge-Informed Multimodal LLMs (ECAI 2025)☆14Jan 23, 2026Updated 2 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago