AICPS / hw2vec
☆37Updated last year
Alternatives and similar repositories for hw2vec:
Users that are interested in hw2vec are comparing it to the libraries listed below
- GNN-RE datasets for circuit recognition☆40Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆49Updated last year
- ☆23Updated 9 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆120Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆43Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆19Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 months ago
- DATC RDF☆49Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆34Updated 2 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆24Updated 5 years ago
- ☆12Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated 3 weeks ago
- ☆28Updated 3 years ago
- ☆46Updated 3 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 2 months ago
- EDA physical synthesis optimization kit☆50Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- ☆12Updated 3 years ago
- ☆24Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆77Updated 2 months ago