Alternatives and similar repositories for GNN4REL:

Users that are interested in GNN4REL are comparing it to the libraries listed below

• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆53Updated last month
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆22Updated 2 years ago
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆45Updated last year
• kkunal1408 / GANA_circuit_data
  just checking
  ☆15Updated 2 years ago
• kouroshHakha / circuit-fewshot-code
  ☆12Updated 2 years ago
• cure-lab / DeepGate2
  ☆15Updated last year
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆58Updated last year
• lydiawunan / HLS-Perf-Prediction-with-GNNs
  High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
  ☆51Updated 11 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆125Updated 7 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated last year
• PKUterran / NetlistGNN
  ☆43Updated 2 years ago
• TILOS-AI-Institute / DEHNN
  Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation
  ☆10Updated 3 months ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆67Updated 6 months ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆50Updated 4 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆74Updated 8 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆39Updated last year
• baloneymath / AncstrGNN
  ☆16Updated 3 years ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆21Updated last year
• lnis-uofu / ML-Mapper
  ☆11Updated 2 years ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• NVlabs / CircuitOps
  ☆79Updated last month
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆47Updated 7 months ago
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆37Updated 2 weeks ago
• kouroshHakha / bagnet_ngspice
  ☆16Updated 3 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆39Updated 2 months ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆9Updated 8 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆55Updated this week