lilasrahis / GNN4RELLinks
Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022
☆24Updated 2 years ago
Alternatives and similar repositories for GNN4REL
Users that are interested in GNN4REL are comparing it to the libraries listed below
Sorting:
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- just checking☆16Updated 3 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- ☆46Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆15Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆71Updated 2 years ago
- ☆31Updated last year
- DeepGate3 for ICCAD2024☆12Updated 5 months ago
- ☆13Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆81Updated last year
- ☆18Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆27Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆73Updated last week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆13Updated last month
- Artificial Netlist Generator☆44Updated last year
- ☆14Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 4 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆59Updated 4 years ago
- ☆91Updated 4 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago