lilasrahis / GNN4RELLinks
Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022
☆23Updated 2 years ago
Alternatives and similar repositories for GNN4REL
Users that are interested in GNN4REL are comparing it to the libraries listed below
Sorting:
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆64Updated 2 months ago
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- just checking☆16Updated 3 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆67Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- ☆15Updated 2 years ago
- ☆46Updated 2 years ago
- ☆29Updated last year
- ☆17Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆24Updated last year
- Artificial Netlist Generator☆42Updated last year
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆13Updated 2 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 3 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆13Updated 2 years ago
- DeepGate3 for ICCAD2024☆12Updated 3 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆30Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- ☆12Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆167Updated 3 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆180Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago