第三届FPGA创新大赛-加速视觉处理小组
☆16Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for CNNAccelerate
Users that are interested in CNNAccelerate are comparing it to the libraries listed below
Sorting:
- ☆17Nov 20, 2022Updated 3 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆13Jan 11, 2023Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- GPT-5 and Opus 4.1 implementations of one-shot coding examples☆17Feb 6, 2026Updated last month
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆42Feb 10, 2026Updated 3 weeks ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- A virtual-scanning framework based on deep neural network for light-field microscopy (LFM)☆17Nov 11, 2023Updated 2 years ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Nix flake for more up-to-date versions of EDA tools☆20Updated this week
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- Taiwei-3D-Flow☆42Mar 2, 2026Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated this week
- ☆19Nov 26, 2025Updated 3 months ago
- ☆11Apr 15, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆18Feb 27, 2026Updated last week
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Dec 14, 2021Updated 4 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- Survey on LLM Inference via Search (TMLR 2025)☆14May 6, 2025Updated 10 months ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- ANN to SNN conversion on land cover and land use classification problem for increased energy efficiency.☆14Feb 8, 2022Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Python bindings for carl☆11May 27, 2025Updated 9 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year