lethalbit / discretize
A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
☆11Updated last year
Alternatives and similar repositories for discretize:
Users that are interested in discretize are comparing it to the libraries listed below
- converts catgirls to gds files☆15Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆16Updated last week
- ☆14Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated 7 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last month
- An FPGA reverse engineering and documentation project☆43Updated 2 weeks ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated this week
- Project Trellis database☆13Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- Exploring gate level simulation☆56Updated this week
- ☆16Updated 3 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- ☆13Updated 7 months ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆14Updated 4 months ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Whisk: 16-bit serial processor for TT02☆13Updated 6 months ago
- PicoRV☆44Updated 5 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 9 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Verilator Porcelain☆48Updated last year
- Unofficial Yosys WebAssembly packages☆70Updated last week
- Kicad Library to pretify your schematic with pride flags.☆15Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 3 years ago
- Logic circuit analysis and optimization☆35Updated 6 months ago