lethalbit / discretizeLinks
A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
☆13Updated last year
Alternatives and similar repositories for discretize
Users that are interested in discretize are comparing it to the libraries listed below
Sorting:
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 2 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Industry standard I/O for Amaranth HDL☆29Updated last year
- ☆16Updated 4 years ago
- An FPGA reverse engineering and documentation project☆58Updated 3 weeks ago
- converts catgirls to gds files☆15Updated 4 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 4 years ago
- ☆16Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- ☆14Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated last month
- A Python-based HDL and framework for silicon-based witchcraft☆28Updated last week
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- HDL development environment on Nix.☆26Updated 11 months ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- An embedded OS for Apple M1 Pro chipsets☆18Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated last week
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- End-to-end synthesis and P&R toolchain☆89Updated 3 weeks ago
- IA-64 emulator☆15Updated 4 years ago
- Kicad Library to pretify your schematic with pride flags.☆15Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆63Updated last week