lethalbit / discretize
A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
☆11Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for discretize
- ☆14Updated 8 months ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- HDL development environment on Nix.☆24Updated last month
- Logic circuit analysis and optimization☆28Updated last month
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last month
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- converts catgirls to gds files☆15Updated 3 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆17Updated 2 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆25Updated this week
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆12Updated 11 months ago
- ☆16Updated 3 years ago
- Project Trellis database☆12Updated last year
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- ☆12Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- ☆12Updated 2 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Verilator Porcelain☆38Updated last year
- Exploring gate level simulation☆56Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Playground for experimenting with and sharing short Amaranth programs on the web☆13Updated 3 weeks ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- PicoRV☆43Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- RISC-V out-of-order core for education and research purposes☆37Updated this week