ekiwi / icesugar-chiselLinks
Chisel Examples for the iCESugar FPGA Board
☆12Updated 4 years ago
Alternatives and similar repositories for icesugar-chisel
Users that are interested in icesugar-chisel are comparing it to the libraries listed below
Sorting:
- RISCV SoftCPU Contest 2018☆14Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- ☆45Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆34Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆95Updated last week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Nitro USB FPGA core☆85Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆22Updated 3 years ago
- Small footprint and configurable SPI core☆46Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆117Updated 2 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- ☆14Updated 2 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 months ago