Chisel Examples for the iCESugar FPGA Board
☆12May 4, 2021Updated 4 years ago
Alternatives and similar repositories for icesugar-chisel
Users that are interested in icesugar-chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description from Technical Documentation☆14Jan 12, 2026Updated 2 months ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 3 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- ☆15Dec 6, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- git clone from https://gnunet.org/svn/libmicrohttpd/☆13Feb 20, 2013Updated 13 years ago
- Example to demonstrate using keras library via jep in scala☆15Apr 13, 2017Updated 8 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- ☆28Nov 15, 2019Updated 6 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- A Wayland back-end library☆17Mar 25, 2014Updated 12 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Dec 18, 2025Updated 3 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- IntelFPGA configuration & Avalon-MM access library for FlashAir☆12Aug 6, 2019Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 8 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- A fork of OpenOCD with support for STM32G4☆12Nov 29, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- tinyVision.ai Vision & Sensor FPGA System on Module☆46Jun 23, 2021Updated 4 years ago
- A language built atop the Sparse Synchronous Model☆18Dec 23, 2023Updated 2 years ago
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- Use Atom as your GUI for Neovim☆12Jul 27, 2016Updated 9 years ago
- a simple software synthesizer in C☆15Dec 2, 2025Updated 3 months ago
- A gamepad designed for retrogaming on '80s computers☆10Apr 7, 2020Updated 5 years ago
- The Weston Wayland Compositor☆12Jul 5, 2016Updated 9 years ago
- ☆35Jun 20, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- A peak finding library leveraging AI☆14Jun 28, 2020Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆51Aug 9, 2025Updated 7 months ago
- Auction Algorithms in C++☆15Mar 2, 2017Updated 9 years ago