ekiwi / icesugar-chiselLinks
Chisel Examples for the iCESugar FPGA Board
☆11Updated 4 years ago
Alternatives and similar repositories for icesugar-chisel
Users that are interested in icesugar-chisel are comparing it to the libraries listed below
Sorting:
- ☆45Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Small footprint and configurable SPI core☆42Updated this week
- Wishbone interconnect utilities☆41Updated 3 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- ☆34Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- I want to learn [n]Migen.☆41Updated 5 years ago
- ☆13Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- uRV RISC-V core☆19Updated 9 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- RISCV SoftCPU Contest 2018☆14Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year