Chisel Examples for the iCESugar FPGA Board
☆12May 4, 2021Updated 5 years ago
Alternatives and similar repositories for icesugar-chisel
Users that are interested in icesugar-chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 27, 2026Updated 7 months ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking☆10Mar 27, 2023Updated 3 years ago
- Hardware Description from Technical Documentation☆15Oct 9, 2026Updated 3 weeks ago
- Python curses-based tool for configuring STM32 pins.☆15Apr 1, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- VHDL-based CPU which supports running raw WASM instructions.☆14Jun 28, 2025Updated last year
- Reactor runtime implementation in Rust☆14Jun 10, 2025Updated last year
- HyperSquid3: a near cycle-accurate Hitachi SH7709S (SH3) core☆13Oct 3, 2026Updated 3 weeks ago
- Direct Digital Synthesis algorithm implementation in VHDL☆12Jan 12, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- ☆28Nov 15, 2019Updated 6 years ago
- CAN 2.0B Controller in VHDL and Verilog☆12Nov 22, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Collection of different communication methods for chip mulitprocessors☆13Jul 20, 2026Updated 3 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- IntelFPGA configuration & Avalon-MM access library for FlashAir☆12Aug 6, 2019Updated 7 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Some notes from my experience with FPC/Lazarus☆15Jan 13, 2026Updated 9 months ago
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- git clone from https://gnunet.org/svn/libmicrohttpd/☆13Feb 20, 2013Updated 13 years ago
- Rust on LiteX SoC (icesugar + vexriscv).☆11Apr 20, 2026Updated 6 months ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- The Weston Wayland Compositor☆12Jul 5, 2016Updated 10 years ago
- A Wayland back-end library☆18Mar 25, 2014Updated 12 years ago
- A gamepad designed for retrogaming on '80s computers☆11Apr 7, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A fork of OpenOCD with support for STM32G4☆11Nov 29, 2021Updated 4 years ago
- Use Atom as your GUI for Neovim☆12Jul 27, 2016Updated 10 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 8 years ago
- ☆16May 3, 2025Updated last year
- Example to demonstrate using keras library via jep in scala☆15Apr 13, 2017Updated 9 years ago