lip6 / alliance
Alliance VLSI CAD Tools (LIP6)
☆13Updated 2 months ago
Alternatives and similar repositories for alliance:
Users that are interested in alliance are comparing it to the libraries listed below
- IRSIM switch-level simulator for digital circuits☆32Updated 2 weeks ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Tool to fetch and parse data about Efabless MPW projects☆16Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Müsli USB Pmod-compatible module☆11Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- ☆12Updated 7 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- IP submodules, formatted for easier CI integration☆29Updated last year
- Open Source AES☆31Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A bit-serial CPU☆18Updated 5 years ago
- Coriolis VLSI EDA Tool (LIP6)☆64Updated 2 weeks ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Demo board for TT4 and beyond☆21Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- Library of FPGA architectures☆18Updated 3 weeks ago