Alliance VLSI CAD Tools (LIP6)
☆24Aug 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for alliance
Users that are interested in alliance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Aug 28, 2026Updated 3 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Apr 1, 2017Updated 9 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 3 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 10 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last week
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Library of FPGA architectures☆33Sep 4, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A c project for EDIF format parse.☆14May 10, 2016Updated 10 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- ☆12Oct 18, 2024Updated last year
- GUI for SymbiYosys☆18Aug 4, 2026Updated last month
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- RTLMeter benchmark suite☆33Updated this week
- Open source process design kit for 28nm open process☆95Apr 23, 2024Updated 2 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆37Jul 19, 2024Updated 2 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated 3 weeks ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- ☆21Updated this week
- ☆15Oct 24, 2019Updated 6 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆44Sep 10, 2026Updated last week
- End-to-End Open-Source I2C GPIO Expander☆45Sep 8, 2026Updated 2 weeks ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆65Jul 11, 2025Updated last year
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 2 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 11, 2026Updated last week