gatecat / meowalityLinks
☆17Updated 2 years ago
Alternatives and similar repositories for meowality
Users that are interested in meowality are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆32Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- SD device emulator from ProjectVault☆18Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- ☆44Updated 10 months ago
- Small footprint and configurable HyperBus core☆14Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- CRUVI Standard Specifications☆20Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Updated 5 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- verilog core for ws2812 leds☆35Updated 4 years ago
- IP submodules, formatted for easier CI integration☆31Updated 4 months ago
- Simplified environment for litex☆14Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 4 years ago
- Betrusted embedded controller (UP5K)☆49Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago