gatecat / meowality
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for meowality
- Wishbone bridge over SPI☆11Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- LiteX project for the ButterStick bootloader☆12Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- PMOD boards for ULX3S☆40Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Development board for Lattice Crosslink-NX 72QFN☆27Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- ☆14Updated 2 years ago
- SD device emulator from ProjectVault☆14Updated 5 years ago
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- ☆11Updated 3 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago