olofk / underservedLinks
☆11Updated 2 months ago
Alternatives and similar repositories for underserved
Users that are interested in underserved are comparing it to the libraries listed below
Sorting:
- Open source ISS and logic RISC-V 32 bit project☆60Updated 2 weeks ago
- Fabric generator and CAD tools graphical frontend☆17Updated 6 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- RISC-V Nox core☆71Updated 6 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Updated 2 years ago
- Making cocotb testbenches that bit easier☆36Updated 3 months ago
- ☆58Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- SAR ADC on tiny tapeout☆45Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆63Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- ☆14Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- ☆45Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Updated last week
- ☆33Updated last year
- Characterizer☆31Updated 2 months ago
- A compact, configurable RISC-V core☆13Updated 6 months ago
- ☆47Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆69Updated 4 months ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- ☆60Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆66Updated last year