☆11Nov 17, 2025Updated 3 months ago
Alternatives and similar repositories for underserved
Users that are interested in underserved are comparing it to the libraries listed below
Sorting:
- ☆15Jun 22, 2023Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- ☆118Feb 17, 2026Updated last week
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- Development repository for openEMS workflow for IHP SG13G2☆60Feb 13, 2026Updated 2 weeks ago
- Hardware-based VMAF☆11Aug 29, 2025Updated 6 months ago
- Gestro revolutionises the way of controlling one’s PC in real-time with the use of hand gestures, made possible using Computer Vision app…☆13Apr 21, 2022Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Graphical intuition to MOSFET square-law☆11Jan 5, 2021Updated 5 years ago
- A Sensor Streamer for Android Wear OS☆14Feb 9, 2024Updated 2 years ago
- ☆10Dec 8, 2022Updated 3 years ago
- SAR ADC on tiny tapeout☆47Jan 29, 2025Updated last year
- Classy watchfaces for Wear OS 3.0 devices.☆15Aug 26, 2023Updated 2 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆13Sep 6, 2025Updated 5 months ago
- An expiring key/value cache with a Redis interface☆13Sep 10, 2015Updated 10 years ago
- Python API for Ansys Lumerical☆21Updated this week
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- Kubernetes Load Balancer / External IP Controller. Simple tool to provide External IPs for Services of type LoadBalancer on Kubernetes en…☆12Jul 9, 2021Updated 4 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- unofficial Telegram client for Wear OS☆11Dec 13, 2021Updated 4 years ago
- GitHub Copilot as OpenAI-compatible APIs☆24Nov 6, 2025Updated 3 months ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- Self-hosted ingress proxy & VPN tunnel. Securely exposes private local & Docker-based services to the Internet, with free, automatically …☆34Oct 13, 2025Updated 4 months ago
- ECG reconstruction☆14Nov 29, 2023Updated 2 years ago
- Fill up the `model_list` field in your LiteLLM proxy configuration file☆10Sep 7, 2024Updated last year
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- IBM AIX 4.1.3 source code☆16Oct 12, 2021Updated 4 years ago
- FAINT - FAult INjection Tester☆15Aug 14, 2021Updated 4 years ago
- A powerful chat censoring plugin for PocketMine-MP☆12Dec 5, 2020Updated 5 years ago
- Source code of the article "Non Euclidean Sliced Optimal Transort Sampling" published at Eurographics 2024, authors : Baptiste GENEST, Ni…☆11Aug 28, 2024Updated last year
- ☆18Updated this week
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago