☆11Nov 17, 2025Updated 4 months ago
Alternatives and similar repositories for underserved
Users that are interested in underserved are comparing it to the libraries listed below
Sorting:
- ☆15Jun 22, 2023Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 4 months ago
- ☆122Feb 17, 2026Updated last month
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Home of the open-source EDA course.☆53Jun 12, 2025Updated 9 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆29Jun 5, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated last year
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- SAR ADC on tiny tapeout☆48Jan 29, 2025Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Hardware-based VMAF☆11Aug 29, 2025Updated 6 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated last week
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- ☆18Mar 25, 2024Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- ECG reconstruction☆14Nov 29, 2023Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated last month
- ☆24Jan 12, 2024Updated 2 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆53Jan 4, 2022Updated 4 years ago
- ☆16Jan 25, 2026Updated last month
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated last year
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 8 months ago
- Development repository for openEMS workflow for IHP SG13G2☆61Feb 13, 2026Updated last month
- Icestudio examples - Community contributions☆18Jan 27, 2019Updated 7 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 5 months ago
- Calculate Pi using the Leibniz formula.☆11Jan 11, 2017Updated 9 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆64Aug 21, 2023Updated 2 years ago
- Python API for Ansys Lumerical☆23Mar 9, 2026Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- Efabless mpw7 submission☆15May 6, 2024Updated last year
- a mini TPU with floating point arithmetic☆51Dec 22, 2025Updated 2 months ago