Parasitic capacitance analysis of foundry metal stackups
☆17Jan 12, 2026Updated 3 months ago
Alternatives and similar repositories for capiche
Users that are interested in capiche are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆26Jan 6, 2026Updated 3 months ago
- Characterizer☆35Nov 19, 2025Updated 5 months ago
- Parasitic Extraction for KLayout☆42Apr 24, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Skywaters 130nm Klayout PDK☆35Jan 29, 2025Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆58Mar 13, 2025Updated last year
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆20Updated this week
- Hardware Description Library☆93Feb 17, 2026Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆92Dec 18, 2024Updated last year
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Open-source PDK version manager☆47Apr 23, 2026Updated last week
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆28Jan 14, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆96Apr 10, 2026Updated 3 weeks ago
- A python3 gm/ID starter kit☆85Jan 26, 2026Updated 3 months ago
- ☆62Mar 31, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆32Jun 5, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆722Updated this week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆39Jun 22, 2025Updated 10 months ago
- ☆12Nov 18, 2024Updated last year
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆35Oct 25, 2019Updated 6 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆48Updated this week
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Integrated Circuit Layout☆61Feb 25, 2025Updated last year
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 2 months ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- Android SDK for ActiveLook eyewear☆15Oct 28, 2025Updated 6 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year