RTimothyEdwards / capicheLinks
Parasitic capacitance analysis of foundry metal stackups
☆15Updated 3 months ago
Alternatives and similar repositories for capiche
Users that are interested in capiche are comparing it to the libraries listed below
Sorting:
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Characterizer☆30Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆68Updated 4 months ago
- Skywaters 130nm Klayout PDK☆26Updated 6 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆47Updated last month
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated 3 weeks ago
- LAYout with Gridded Objects v2☆61Updated 2 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- ☆41Updated 3 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆12Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- ☆20Updated 3 years ago
- ☆84Updated 7 months ago
- ☆90Updated this week
- ☆12Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆28Updated last year
- Custom IC Design Platform☆24Updated last week
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 9 months ago
- A python3 gm/ID starter kit☆52Updated last week
- SpiceBind – spice inside HDL simulator☆53Updated last month
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago