RTimothyEdwards / capicheLinks
Parasitic capacitance analysis of foundry metal stackups
☆15Updated 8 months ago
Alternatives and similar repositories for capiche
Users that are interested in capiche are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated last month
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆50Updated 10 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆21Updated last week
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated 3 weeks ago
- Skywaters 130nm Klayout PDK☆31Updated 11 months ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- A python3 gm/ID starter kit☆59Updated 3 weeks ago
- Open-source PDK version manager☆35Updated last month
- ☆83Updated last year
- ☆114Updated last month
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆69Updated 3 weeks ago
- LAYout with Gridded Objects v2☆68Updated 6 months ago
- ☆14Updated 2 years ago
- ☆13Updated 3 years ago
- SG13G2_ASIC-Design-Template☆15Updated last month
- ☆42Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated this week