Alternatives and similar repositories for spinalfuzz:

Users that are interested in spinalfuzz are comparing it to the libraries listed below

• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆17Updated 4 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• skmuduli92 / HyperFuzzer
  ☆15Updated 3 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆18Updated 2 years ago
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆17Updated 2 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆19Updated last month
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated last month
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆103Updated 2 years ago
• efeslab / hardware-bugbase
  ☆17Updated 9 months ago
• shioya-lab-public / surgefuzz
  SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
  ☆19Updated 3 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆20Updated 6 years ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆24Updated 2 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated this week
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆30Updated last week
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• incoresemi / river_core
  RiVer Core is an open source Python based RISC-V Core Verification framework.
  ☆22Updated 4 months ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆40Updated last month
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆20Updated last year