Fuzzing for SpinalHDL
☆17Oct 10, 2022Updated 3 years ago
Alternatives and similar repositories for spinalfuzz
Users that are interested in spinalfuzz are comparing it to the libraries listed below
Sorting:
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- ☆19Feb 12, 2026Updated 2 weeks ago
- GPU model checker☆11Apr 17, 2019Updated 6 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- ☆14Sep 3, 2024Updated last year
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Hack@DAC 2021☆16Jul 24, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- ☆17Jul 11, 2021Updated 4 years ago
- ☆23Jan 30, 2025Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 3 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 10 months ago
- [AST'26] LLAMAFUZZ: Large Language Model Enhanced Greybox Fuzzing☆23Dec 3, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆25Mar 1, 2023Updated 3 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆102May 27, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Sth in Control-Flow Integrity☆20Dec 25, 2018Updated 7 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- Hardware Formal Verification Tool☆88Updated this week
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆139Aug 30, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 11, 2026Updated 2 weeks ago
- Digital Logic Simulator☆34May 23, 2021Updated 4 years ago
- vscode-drawio增强版，提供代码跳转功能☆10Feb 20, 2025Updated last year
- ☆89Jan 20, 2023Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago