Alternatives and similar repositories for spinalfuzz

Users that are interested in spinalfuzz are comparing it to the libraries listed below

• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• skmuduli92 / HyperFuzzer
  ☆16Updated 4 years ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆108Updated 3 years ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆25Updated last year
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆26Updated 4 months ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 5 years ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆21Updated 5 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last month
• iscas-tis / CHA
  ☆19Updated last year
• efeslab / hardware-bugbase
  ☆18Updated last year
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆19Updated 9 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆61Updated 3 weeks ago
• HWSec-UNC / Sylvia
  ☆17Updated last month
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆22Updated 10 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆44Updated 3 weeks ago
• bu-icsg / ProcessorFuzz
  ☆13Updated 11 months ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆55Updated 3 weeks ago
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated 3 weeks ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated 2 years ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• achieve-lab / assertion_data_for_LLM
  ☆16Updated 6 months ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 4 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 6 months ago