Alternatives and similar repositories for spinalfuzz

Users that are interested in spinalfuzz are comparing it to the libraries listed below

• skmuduli92 / HyperFuzzer
  ☆16Updated 3 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago
• bu-icsg / ProcessorFuzz
  ☆12Updated 9 months ago
• HWSec-UNC / Sylvia
  ☆14Updated last week
• comsec-group / mucfi
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆13Updated 3 months ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆18Updated 8 months ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆24Updated last year
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• iscas-tis / CHA
  ☆19Updated 11 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆12Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆24Updated 5 months ago
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆17Updated 2 years ago
• HACK-EVENT / hackatdac21
  Hack@DAC 2021
  ☆10Updated 11 months ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆21Updated 4 months ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆22Updated 8 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last week
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆27Updated 2 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆38Updated 2 weeks ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆37Updated last week
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 5 years ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆32Updated 5 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• efeslab / hardware-bugbase
  ☆18Updated last year
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆11Updated 4 years ago