ics-jku / spinalfuzz
Fuzzing for SpinalHDL
☆16Updated 2 years ago
Alternatives and similar repositories for spinalfuzz:
Users that are interested in spinalfuzz are comparing it to the libraries listed below
- ☆12Updated 6 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- ☆15Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 5 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- ☆13Updated last month
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- Testing processors with Random Instruction Generation☆35Updated 2 weeks ago
- ☆11Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆13Updated 2 weeks ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- ☆13Updated 4 years ago
- ☆17Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated 3 weeks ago
- RTLCheck☆20Updated 6 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆19Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- ☆11Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 2 years ago
- ☆17Updated 8 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- BTOR2 MLIR project☆25Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago