ics-jku / spinalfuzzLinks
Fuzzing for SpinalHDL
☆16Updated 2 years ago
Alternatives and similar repositories for spinalfuzz
Users that are interested in spinalfuzz are comparing it to the libraries listed below
Sorting:
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ☆19Updated 10 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 2 months ago
- ☆16Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆12Updated 9 months ago
- ☆13Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- RTLCheck☆22Updated 6 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 3 years ago
- ☆18Updated 11 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆12Updated 11 months ago
- Hack@DAC 2021☆10Updated 10 months ago
- Equivalence checking with Yosys☆43Updated 3 weeks ago
- ☆11Updated 3 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- ☆13Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- Testing processors with Random Instruction Generation☆37Updated this week
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- ☆23Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago