Alternatives and similar repositories for TRIDENT:

Users that are interested in TRIDENT are comparing it to the libraries listed below

• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆19Updated 2 years ago
• connormas / MultiScalarMultiplication
  Chisel module for performing Multi-Scalar Multiplication
  ☆12Updated 3 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆19Updated 4 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆31Updated last year
• KULeuven-COSIC / fpt-demo
  FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption
  ☆20Updated 7 months ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆54Updated 4 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆17Updated 2 years ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆19Updated 6 years ago
• KULeuven-COSIC / NTRU_NTT_HW
  ☆20Updated 3 years ago
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆35Updated 4 years ago
• florianhirner / proteus
  ☆14Updated last year
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• kavyasreedhar / sreedhar-xgcd-hardware-ches2022
  Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817
  ☆12Updated last year
• flokrieger / Aloha-HE
  ☆20Updated 6 months ago
• ZcashFoundation / zcash-fpga
  Zcash FPGA acceleration engine
  ☆121Updated 4 years ago
• ucb-art / fft
  ☆20Updated 5 years ago
• IamFlea / AdderCircuitGenerator
  This script generates and analyzes prefix tree adders.
  ☆37Updated 3 years ago
• supranational / vdf-fpga
  Implementation of an RSA VDF evaluator targeting FPGAs.
  ☆48Updated 5 years ago
• ucb-bar / sha3
  ☆78Updated last year
• KULeuven-MICAS / tinyvers
  TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.
  ☆16Updated last year
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆22Updated 3 years ago
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆48Updated 9 years ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆22Updated 7 years ago
• jens-na / VexRiscv-CCOPI
  Custom Coprocessor Interface for VexRiscv
  ☆9Updated 6 years ago
• xiang-rc / cfntt_ref
  ☆31Updated 8 months ago
• p4r4xor / Montgomery1024
  Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
  ☆10Updated 5 years ago
• SpinalHDL / SpinalCrypto
  SpinalHDL - Cryptography libraries
  ☆52Updated 8 months ago
• alibaba-damo-academy / damo_ctl_cham
  ☆22Updated last year
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆32Updated 7 years ago
• fserre / SGen
  SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…
  ☆21Updated 2 years ago