datenlord / TRIDENTLinks
A Hardware Implemented Poseidon Hasher
☆18Updated 3 years ago
Alternatives and similar repositories for TRIDENT
Users that are interested in TRIDENT are comparing it to the libraries listed below
Sorting:
- The hardware implementation of Poseidon hash function in SpinalHDL☆19Updated 3 years ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆25Updated 3 weeks ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆57Updated 5 years ago
- ☆23Updated 4 years ago
- Zcash FPGA acceleration engine☆128Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆18Updated 3 years ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- This script generates and analyzes prefix tree adders.☆40Updated 4 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 5 years ago
- ☆20Updated last year
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆26Updated 2 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆28Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 5 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- ☆26Updated last month
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- ☆80Updated last year
- Parametric NTT/INTT Hardware Generator☆72Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- ☆21Updated last year
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- Low level arithmetic primitives in RTL☆23Updated 5 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 4 years ago