Alternatives and similar repositories for TRIDENT

Users that are interested in TRIDENT are comparing it to the libraries listed below

• datenlord / poseidon-spinal
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆19Updated 3 years ago
• KULeuven-COSIC / fpt-demo
  FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption
  ☆25Updated 2 months ago
• connormas / MultiScalarMultiplication
  Chisel module for performing Multi-Scalar Multiplication
  ☆13Updated 3 years ago
• bsdevlin / fpga_snark_prover
  An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs
  ☆58Updated 5 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆23Updated 5 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆35Updated last year
• ZcashFoundation / zcash-fpga
  Zcash FPGA acceleration engine
  ☆129Updated 5 years ago
• KULeuven-COSIC / NTRU_NTT_HW
  ☆24Updated 4 years ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆19Updated 6 years ago
• supranational / vdf-fpga
  Implementation of an RSA VDF evaluator targeting FPGAs.
  ☆49Updated 6 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆18Updated 3 years ago
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆37Updated 5 years ago
• asinghani / 18224-s23-tapeout
  Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
  ☆18Updated 2 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆33Updated 8 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆26Updated 2 years ago
• princeofpython / Computer-Architecture
  Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…
  ☆29Updated 4 years ago
• florianhirner / proteus
  ☆20Updated last year
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆52Updated 5 years ago
• KULeuven-MICAS / tinyvers
  TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.
  ☆20Updated 2 years ago
• flokrieger / Aloha-HE
  ☆27Updated 2 months ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆23Updated 8 years ago
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆61Updated 5 years ago
• raymondrc / FPGA_SM4
  FPGA implementation of Chinese SM4 encryption algorithm.
  ☆56Updated 7 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆17Updated 4 years ago
• aneeshkandi14 / ascon-hw-public
  ☆21Updated last year
• kavyasreedhar / sreedhar-xgcd-hardware-ches2022
  Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817
  ☆12Updated last year
• ucb-bar / sha3
  ☆80Updated last year
• supranational / hardware
  Low level arithmetic primitives in RTL
  ☆23Updated 5 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆75Updated 4 years ago