datenlord / TRIDENTLinks
A Hardware Implemented Poseidon Hasher
☆20Updated 3 years ago
Alternatives and similar repositories for TRIDENT
Users that are interested in TRIDENT are comparing it to the libraries listed below
Sorting:
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Updated 3 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆26Updated 5 months ago
- Chisel module for performing Multi-Scalar Multiplication☆13Updated 3 years ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆59Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Zcash FPGA acceleration engine☆132Updated 5 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆37Updated 5 years ago
- Elgamal's over Elliptic Curves☆20Updated 7 years ago
- ☆25Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 3 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆50Updated 6 years ago
- ☆24Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆20Updated 2 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated 2 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆30Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆65Updated 5 years ago
- Hardware implementation of ORAM☆24Updated 8 years ago
- ☆27Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ☆28Updated 5 months ago
- This script generates and analyzes prefix tree adders.☆39Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- ☆82Updated last year
- Parametric NTT/INTT Hardware Generator☆80Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Updated 2 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆61Updated last year
- ☆22Updated last year
- Low level arithmetic primitives in RTL☆23Updated 5 years ago