datenlord / TRIDENT
A Hardware Implemented Poseidon Hasher
☆18Updated 3 years ago
Alternatives and similar repositories for TRIDENT
Users that are interested in TRIDENT are comparing it to the libraries listed below
Sorting:
- The hardware implementation of Poseidon hash function in SpinalHDL☆19Updated 2 years ago
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 3 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆19Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆54Updated 4 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆23Updated 8 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆19Updated 2 years ago
- ☆22Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- Zcash FPGA acceleration engine☆124Updated 4 years ago
- ☆14Updated last year
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- ☆23Updated last year
- Hardware implementation of ORAM☆22Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Low level arithmetic primitives in RTL☆23Updated 5 years ago
- ☆22Updated 8 months ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆60Updated 4 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆18Updated last year
- ☆35Updated 9 months ago
- ☆81Updated last year
- Parametric NTT/INTT Hardware Generator☆71Updated 4 years ago
- processor for post-quantum cryptography☆15Updated 5 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 6 months ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆10Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago