datenlord / TRIDENT
A Hardware Implemented Poseidon Hasher
☆18Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for TRIDENT
- The hardware implementation of Poseidon hash function in SpinalHDL☆17Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs☆53Updated 4 years ago
- Chisel module for performing Multi-Scalar Multiplication☆12Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆16Updated 3 months ago
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- ☆16Updated 4 months ago
- ☆14Updated 2 months ago
- ☆15Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆14Updated 2 years ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 5 years ago
- Hardware implementation of ORAM☆22Updated 7 years ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆53Updated 5 months ago
- ☆16Updated 3 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- This script generates and analyzes prefix tree adders.☆36Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆11Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆55Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- Alveo Versal Example Design☆26Updated 3 weeks ago
- ☆24Updated 3 months ago
- ☆76Updated 8 months ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago