Essenceia / ethernet-physical-layerLinks
RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
☆31Updated last year
Alternatives and similar repositories for ethernet-physical-layer
Users that are interested in ethernet-physical-layer are comparing it to the libraries listed below
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆45Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆20Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet interface modules for Cocotb☆71Updated last month
- ☆79Updated 3 years ago
- An Ethernet MAC conforming to IEEE 802.3☆22Updated 8 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- ☆27Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆21Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- 10GbE XGMII TCP/IPv4 packet generator for Verilog☆24Updated 9 months ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- ☆74Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- A simple DDR3 memory controller☆60Updated 2 years ago
- Open FPGA Modules☆24Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 9 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago