RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
☆42Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for ethernet-physical-layer
Users that are interested in ethernet-physical-layer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆72Jan 10, 2024Updated 2 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Behavioural design of UART with a FIFO buffer in verilog☆13Aug 25, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- TMR utilities for the SpyDrNet project☆16Nov 7, 2023Updated 2 years ago
- ☆83Feb 5, 2022Updated 4 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- A simple DPDK application for learning☆11May 9, 2017Updated 9 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- 10Gb Ethernet Switch☆279Sep 17, 2026Updated last month
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- ☆10Jul 6, 2015Updated 11 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆19Jun 7, 2020Updated 6 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆977Oct 21, 2026Updated last week
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Hardcaml Circuits☆28Jul 10, 2026Updated 3 months ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆23Nov 25, 2015Updated 10 years ago
- ☆14Mar 27, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆14Oct 8, 2020Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago