RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
☆36Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for ethernet-physical-layer
Users that are interested in ethernet-physical-layer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆91Dec 24, 2023Updated 2 years ago
- 10G Low Latency Ethernet☆103Jul 15, 2023Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- ☆15Jun 1, 2019Updated 6 years ago
- ☆80Feb 5, 2022Updated 4 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 9 months ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆30Dec 10, 2021Updated 4 years ago
- ☆10Jul 6, 2015Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- DekTec linux driver releases☆14Oct 26, 2023Updated 2 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆23Jun 22, 2023Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last week
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 2 weeks ago
- ☆14Sep 29, 2025Updated 7 months ago
- ☆16Mar 22, 2021Updated 5 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- General Purpose IO with APB4 interface☆16May 10, 2024Updated last year
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 8 years ago
- Yet another blazingly fast SPSC queue.☆43May 22, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 19, 2026Updated 2 weeks ago
- Re-coded Xilinx primitives for Verilator use☆53Jun 24, 2025Updated 10 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆64Aug 21, 2023Updated 2 years ago
- 关于数字IC的笔试面试题☆15Nov 17, 2019Updated 6 years ago
- Convert original MNIST database from http://yann.lecun.com/exdb/mnist/ into CSV format☆13Jun 10, 2018Updated 7 years ago
- A minimalist, low-latency, HFT CME MDP3.0 C++ market data feed handler and pcap file reader (MDP 3.0)☆54Dec 25, 2025Updated 4 months ago
- Hardcaml Circuits☆22Apr 6, 2026Updated 3 weeks ago