RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
☆39Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for ethernet-physical-layer
Users that are interested in ethernet-physical-layer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Feb 15, 2023Updated 3 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆70Jan 10, 2024Updated 2 years ago
- 10G Low Latency Ethernet☆110Jul 15, 2023Updated 3 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- USB2.0 Device Controller IP Core☆20Aug 18, 2023Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- ☆82Feb 5, 2022Updated 4 years ago
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆24Jul 29, 2025Updated last year
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 10Gb Ethernet Switch☆275Updated this week
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口 实现☆29Mar 3, 2024Updated 2 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆25Jul 17, 2014Updated 12 years ago
- DekTec linux driver releases☆14May 23, 2026Updated 3 months ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆23Jun 22, 2023Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆962Aug 3, 2026Updated last month
- ☆16Mar 22, 2021Updated 5 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆37Feb 26, 2026Updated 6 months ago
- A data backup software for Linux (UESTC, 软件开发综合实验)☆13Dec 28, 2022Updated 3 years ago
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 7 months ago
- A tutorial of model quantization using TensorFlow☆11Aug 2, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated last year
- Computer Architecture UIUC SP 2018☆15May 4, 2018Updated 8 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Notes on Common Lisp Libraries☆17Oct 16, 2024Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated last month
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆18Aug 25, 2023Updated 3 years ago