robtaylor / amaranth-awesome
Awesome projects using the Amaranth HDL
☆13Updated last month
Alternatives and similar repositories for amaranth-awesome:
Users that are interested in amaranth-awesome are comparing it to the libraries listed below
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Project Trellis database☆13Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated 6 months ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- A bit-serial CPU☆18Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆12Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 3 weeks ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- ☆14Updated last year
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- The open-source Zynq 7000 BSP generator for openXC7☆24Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- ☆31Updated 4 months ago