robtaylor / amaranth-awesomeLinks
Awesome projects using the Amaranth HDL
☆19Updated 8 months ago
Alternatives and similar repositories for amaranth-awesome
Users that are interested in amaranth-awesome are comparing it to the libraries listed below
Sorting:
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- ☆32Updated 11 months ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- ☆63Updated 5 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆45Updated 9 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Some assorted examples of nmigen designs☆19Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆33Updated 10 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- An FPGA reverse engineering and documentation project☆58Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- ☆68Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago