robtaylor / amaranth-awesomeLinks
Awesome projects using the Amaranth HDL
☆19Updated 11 months ago
Alternatives and similar repositories for amaranth-awesome
Users that are interested in amaranth-awesome are comparing it to the libraries listed below
Sorting:
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆50Updated last year
- Yet Another Debug Transport☆23Updated last month
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆31Updated last year
- Some assorted examples of nmigen designs☆19Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- ☆63Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- ☆34Updated last year
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Updated 6 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆44Updated 10 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆44Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- ☆71Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago