hguq / HG-PIPELinks
FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
☆56Updated 4 months ago
Alternatives and similar repositories for HG-PIPE
Users that are interested in HG-PIPE are comparing it to the libraries listed below
Sorting:
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆44Updated 2 years ago
- ☆15Updated last year
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆119Updated 3 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- C++ code for HLS FPGA implementation of transformer☆17Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆16Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago
- ☆111Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- ☆27Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- ☆16Updated 3 weeks ago