hguq / HG-PIPE
FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
☆10Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for HG-PIPE
- ☆13Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆15Updated 7 months ago
- Open-source of MSD framework☆14Updated last year
- An FPGA Accelerator for Transformer Inference☆73Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- ☆93Updated 4 years ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆112Updated last year
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- ☆37Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆85Updated 11 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- ☆24Updated 8 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆13Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- C++ code for HLS FPGA implementation of transformer☆12Updated 2 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆16Updated 7 months ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆20Updated 2 years ago
- ☆60Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago