hguq / HG-PIPELinks
FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
☆98Updated 9 months ago
Alternatives and similar repositories for HG-PIPE
Users that are interested in HG-PIPE are comparing it to the libraries listed below
Sorting:
- FPGA based Vision Transformer accelerator (Harvard CS205)☆132Updated 8 months ago
- ☆120Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆44Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- ☆14Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- IC implementation of Systolic Array for TPU☆285Updated last year
- Verilog implementation of Softmax function☆73Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器,本设计基于KV260板卡,MpSoC架构均可移植☆14Updated 10 months ago
- ☆42Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- ☆14Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆71Updated 7 months ago
- IC implementation of TPU☆135Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated last week
- Collection of kernel accelerators optimised for LLM execution☆25Updated 3 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month