FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
☆151Jan 20, 2025Updated last year
Alternatives and similar repositories for HG-PIPE
Users that are interested in HG-PIPE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆267Mar 24, 2024Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆161Feb 11, 2025Updated last year
- ☆15Mar 22, 2024Updated 2 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆26Dec 29, 2024Updated last year
- ☆15Aug 10, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆143May 10, 2024Updated 2 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆38Apr 7, 2026Updated 4 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆140Aug 27, 2024Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆134Jun 27, 2023Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆97Apr 29, 2022Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆196Apr 15, 2026Updated 4 months ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆29Aug 17, 2026Updated 2 weeks ago
- Research and Materials on Hardware implementation of Transformer Model☆311Feb 28, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- ☆89Apr 22, 2025Updated last year
- ☆14Jun 22, 2022Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 5 months ago
- List of papers related to Vision Transformers quantization and hardware acceleration in recent AI conferences and journals.☆106Jun 2, 2024Updated 2 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18Aug 13, 2026Updated 3 weeks ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆576Jul 17, 2025Updated last year
- A survey on Hardware Accelerated LLMs☆69Jan 13, 2025Updated last year
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆39Nov 13, 2025Updated 9 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆33Mar 7, 2024Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 6 months ago
- ☆17May 1, 2024Updated 2 years ago
- ☆48Aug 23, 2021Updated 5 years ago
- ☆11Nov 22, 2025Updated 9 months ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆30May 20, 2019Updated 7 years ago
- ☆127Jan 11, 2024Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆25Sep 11, 2024Updated last year
- FPGA-based SNN Accelerator Toy☆47Apr 17, 2026Updated 4 months ago
- ☆32Mar 31, 2025Updated last year
- ☆10Feb 8, 2023Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 8 years ago