Matrix multiplication accelerator on ZYNQ SoC.
☆13Apr 29, 2025Updated last year
Alternatives and similar repositories for simd-processor
Users that are interested in simd-processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Overall multi-core SIMD microarchitecture☆25Aug 15, 2017Updated 8 years ago
- 32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss dat…☆15May 31, 2026Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- some books and papers and stuff☆15Sep 25, 2024Updated last year
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆154Jul 17, 2022Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Web-based RISC-V superscalar simulator☆21Mar 23, 2025Updated last year
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- ☆15May 21, 2026Updated 2 months ago
- RTL for AXI over UCIe bridge.☆21Updated this week
- This repository highlights the integration of neural network-based control with PID and MPC approaches in the AirSim simulator to enhance…☆13Jan 8, 2024Updated 2 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆13Nov 9, 2023Updated 2 years ago
- ☆24May 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Jul 13, 2026Updated last week
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- a riscv64 os on LicheePi4A☆16Jul 16, 2024Updated 2 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 3 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Mips五级流水线CPU☆48Jan 29, 2023Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆44Jan 15, 2024Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 用Verilog编写一个MIPS指令集的32位五级流水线CPU☆27Dec 17, 2020Updated 5 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 4 months ago