Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)
☆24Jun 16, 2026Updated 4 months ago
Alternatives and similar repositories for LLaMA2-on-OpenLA500
Users that are interested in LLaMA2-on-OpenLA500 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- ☆58Jan 14, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IC implementation of TPU☆162Dec 18, 2019Updated 6 years ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 3 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- npu☆13Sep 5, 2018Updated 8 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 3 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆54Mar 31, 2026Updated 6 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆30Jan 2, 2025Updated last year
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆66Mar 6, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆52Aug 10, 2025Updated last year
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- ☆35Aug 22, 2023Updated 3 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- 2025龙芯杯个人赛LoongArch架构CPU设计☆17Aug 27, 2025Updated last year
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆142Aug 27, 2024Updated 2 years ago
- 《CPU设计实战》汪文祥 全书代码 完整版 Loongarch版☆19May 14, 2026Updated 5 months ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆40Apr 7, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- ☆10Jul 23, 2025Updated last year
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- 乱序摸鱼：面向 LinxISA NPU 大型系统开发的多 Agent harness 原型☆22Jul 16, 2026Updated 3 months ago
- 本仓库用于开源分享本人的第九届龙芯杯个人赛参赛作品☆16Aug 27, 2025Updated last year
- LoongArch常见的文档资料以及说明文档☆14Mar 6, 2024Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- ☆22Dec 27, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆35May 29, 2024Updated 2 years ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆583Jul 17, 2025Updated last year
- documentation for ventus gpgpu☆23Aug 11, 2026Updated 2 months ago
- ☆19Mar 8, 2025Updated last year
- ☆139May 30, 2026Updated 5 months ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆29May 19, 2023Updated 3 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago